Nanoscale silicon MOSFETs: A theoretical study

被引:53
作者
Sverdlov, VA [1 ]
Walls, TJ [1 ]
Likharev, KK [1 ]
机构
[1] SUNY Stony Brook, Stony Brook, NY 11794 USA
关键词
CMOS; double-gate transistors; dynamic and static power; future prospects; MOSFET; parameter variation sensitivity; ultrathin undoped channel;
D O I
10.1109/TED.2003.816523
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have carried out extensive numerical modeling of double-gate, nanoscale silicon n-metal oxide semiconductor field effect transistors (MOSFETs) with ultrathin, intrinsic channels connecting bulk, highly doped electrodes. Our model takes into account two most important factors limiting the device performance as the gate length is reduced, namely the gate field screening by source and drain, and quantum mechanical tunneling from source to drain. The results show that the devices with small but plausible values of gate oxide thickness t(ox) and channel thickness t (both of the order of 2 nm) may retain high ON current, good saturation, and acceptable subthreshold slope even if the gate length L is as small as similar to5 nm, with voltage gain above unity all the way down to L approximate to 2 nm (channel length L-c = L + 2t(ox) approximate to 5 nm). However, as soon as L is decreased below similar to10 run, specific power (per unit channel width) starts to grow rapidly. Even more importantly, threshold voltage becomes an extremely sensitive function of L, t, and t(ox), creating serious problems for reproducible device fabrication.
引用
收藏
页码:1926 / 1933
页数:8
相关论文
共 39 条
[1]  
[Anonymous], 2001, INT TECHNOLOGY ROADM
[2]  
ANTONIADIS DA, 1999, 3 NASA AM WORKSH DEV
[3]   Scheme for the fabrication of ultrashort channel metal-oxide-semiconductor field-effect transistors [J].
Appenzeller, J ;
Martel, R ;
Solomon, P ;
Chan, K ;
Avouris, P ;
Knoch, J ;
Benedict, J ;
Tanner, M ;
Thomas, S ;
Wang, KL ;
del Alamo, JA .
APPLIED PHYSICS LETTERS, 2000, 77 (02) :298-300
[4]   On the performance limits for Si MOSFET's: A theoretical study [J].
Assad, F ;
Ren, ZB ;
Vasileska, D ;
Datta, S ;
Lundstrom, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (01) :232-240
[5]  
BOEFF F, 2001, IEDM, P637
[6]  
CHANG L, 2001, IEDM, P99
[7]  
Doris B, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P267, DOI 10.1109/IEDM.2002.1175829
[8]  
Esseni D., 2001, International Electron Devices Meeting (IEDM), P445
[9]   Generalized scale length for two-dimensional effects in MOSFET's [J].
Frank, DJ ;
Taur, Y ;
Wong, HSP .
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (10) :385-387
[10]   Power-constrained CMOS scaling limits [J].
Frank, DJ .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) :235-244