Metal Oxide-enabled Reconfigurable Memristive Threshold Logic Gates

被引:8
作者
Papandroulidakis, G. [1 ]
Khiat, A. [1 ]
Serb, A. [1 ]
Stathopoulos, S. [1 ]
Michalas, L. [1 ]
Prodromakis, T. [1 ]
机构
[1] Univ Southampton, Zepler Inst, Elect Mat & Devices Res Grp, Southampton SO17 1BJ, Hants, England
来源
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2018年
基金
英国工程与自然科学研究理事会;
关键词
memristor; ReRAM; reconfigurable; Threshold Logic Gates; Current-Mode; synaptic weight; memristive neural networks; artificial neural networks;
D O I
10.1109/ISCAS.2018.8351192
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the recent advances of the emerging memories technologies, research are able to implement novel circuits, systems and computer architectures towards the design of high-performance and low-power electronic systems able to accelerate and/or optimize the functionality of many computer workflows. One emerging technology, the ReRAM/memristor is gathering attention due to its inherent advantages for logic and memory computing systems. At the same time, CMOS circuit design seems to have reached a limit, where easily optimized circuit solutions cannot be found. Thus, further research towards novel logic gate families, such as Threshold Logic Gates (TLGs), a logic family known for its high-speed and low power consumption, is needed. Although many implementation concepts of TLG circuit are using memristors, few of these implementations are based on physical ReRAM devices. In this work we are proposing a memristor-based threshold logic gate design towards the optimization of computer workflows. The presented results include a physical implementation of the proposed circuits which supports the concept of memory-based reconfigurable computing circuits and systems.
引用
收藏
页数:5
相关论文
共 14 条
[1]  
[Anonymous], ARXIV170904184CSET
[2]  
[Anonymous], IEEE T CIRCUITS SY 1
[3]  
[Anonymous], 2015 INT C MEMR SYST
[4]  
[Anonymous], NANO FUTUR
[5]   VLSI implementations of threshold logic - A comprehensive survey [J].
Beiu, V ;
Quintana, JM ;
Avedillo, MJ .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (05) :1217-1243
[6]   Current-mode threshold logic gates [J].
Bobba, S ;
Hajj, IN .
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, :235-240
[7]   If it's pinched it's a memristor [J].
Chua, Leon .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2014, 29 (10)
[8]   Delay Analysis for Current Mode Threshold Logic Gate Designs [J].
Dara, Chandra Babu ;
Haniotakis, Themistoklis ;
Tragoudas, Spyros .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) :1063-1071
[9]  
Dara CB, 2013, INT SYM DEFEC FAU TO, P89, DOI 10.1109/DFT.2013.6653588
[10]   High Density Crossbar Arrays with Sub-15 nm Single Cells via Liftoff Process Only [J].
Khiat, Ali ;
Ayliffe, Peter ;
Prodromakis, Themistoklis .
SCIENTIFIC REPORTS, 2016, 6