Implementation of a digital phase-locked loop using CORDIC algorithm

被引：0
|
作者：
Vuori, J [1 ]
机构：
[1] HELSINKI UNIV TECHNOL,LAB SIGNAL PROC & COMP TECHNOL,FIN-02150 ESPOO,FINLAND
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：164 / 167
页数：4
相关论文
共 50 条
  • [1] Design of an All Digital Phase-Locked Loop Using Cordic Algorithm
    Jahangir, Mohd Ziauddin
    Paidimarry, Chandra Sekhar
    Sikander, Md.
    Shravanthi, M. V.
    ADVANCES IN SIGNAL PROCESSING AND COMMUNICATION ENGINEERING, ICASPACE 2021, 2022, 929 : 143 - 149
  • [2] INVERSE PARK TRANSFORMATION USING CORDIC AND PHASE-LOCKED LOOP
    Mokhtar, Anis Shahida Niza
    Reaz, Mamun Bin Ibne
    Marufuzzaman, Mohammad
    Ali, Mohammad Alauddin Mohammad
    REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2012, 57 (04): : 422 - 431
  • [3] OPTIMUM LSI IMPLEMENTATION FOR A DIGITAL PHASE-LOCKED LOOP
    LEUNG, WC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1978, 25 (04): : 222 - 228
  • [4] DIGITAL NEURON MODEL USING DIGITAL PHASE-LOCKED LOOP
    TOKUNAGA, M
    SASASE, I
    MORI, S
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (03): : 615 - 621
  • [5] DYNAMICS OF DIGITAL PHASE-LOCKED LOOP
    MAKSAKOV, VP
    RADIOTEKHNIKA I ELEKTRONIKA, 1988, 33 (05): : 999 - 1007
  • [6] DIGITAL PHASE-LOCKED LOOP.
    Furtney Jr., R.W.
    1884, (17):
  • [7] DIGITAL PHASE-LOCKED LOOP MODELS
    BELYKH, VN
    RADIOTEKHNIKA I ELEKTRONIKA, 1979, 24 (11): : 2244 - 2253
  • [8] The Implementation of An Adaptive Bandwidth All-Digital Phase-Locked Loop
    Chen, Chen-Feng
    Chau, Yawgeng A.
    TENCON 2010: 2010 IEEE REGION 10 CONFERENCE, 2010, : 1182 - 1185
  • [9] PRECISE DIGITAL PHASE-SHIFTER USING A PHASE-LOCKED LOOP
    AUSTIN, J
    FORREST, JR
    ELECTRONICS LETTERS, 1978, 14 (08) : 254 - 255
  • [10] Compact realization of phase-locked loop using digital control
    Izumikawa, M
    Yamashina, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (04) : 544 - 549
12345