CMOS built-in test architecture for high-speed jitter measurement

被引：0

作者：

Lin, HC ^{[1
]}

Taylor, K ^{[1
]}

Chong, A ^{[1
]}

Chan, E ^{[1
]}

Soma, M ^{[1
]}

Haggag, H ^{[1
]}

Huard, J ^{[1
]}

Braatz, J ^{[1
]}

机构：

[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA

来源：

INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS | 2003年

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

A BIST method measures accumulated jitter over N periods and requires no external references. Simulation using a 0.25um process shows a 625MHz-1GHz input range with resolution of 76ps RMS jitter occupying 0.0575mm(2) area.

引用

页码：67 / 76

页数：10

共 11 条

[1] Circuits for on-chip sub-nanosecond signal capture and characterization [J].

Abaskharoun, N ;

Roberts, GW .

PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, :251-254

[2]

Chan AH, 2001, INT TEST CONF P, P858, DOI 10.1109/TEST.2001.966708

[3] A high-resolution jitter measurement technique using ADC sampling [J].

Cherubal, S ;

Chatterjee, A .

INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, :838-847

[4] Measuring jitter of high speed data channels using undersampling techniques [J].

Dalal, W ;

Rosenthal, D .

INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :814-818

[5]

Lee D, 2002, 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, P87

[6]

Mota M., 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196), P409, DOI 10.1109/ICECS.1998.813351

[7] A HIGH-RESOLUTION TDC IN TKO BOX SYSTEM [J].

SASAKI, O ;

TANIGUCHI, T ;

OHSKA, TK ;

KURASHIGE, H ;

TANIGUCHI, T ;

OHSKA, TK ;

KURASHIGE, H .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1988, 35 (01) :342-345

[8] An approach to consistent jitter modeling for various jitter aspects and measurement methods [J].

Shimanouchi, M .

INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, :848-857

[9]

Sunter S., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P532, DOI 10.1109/TEST.1999.805777

[10] Timing jitter measurement of 10 Gbps bit clock signals using frequency division [J].

Yamaguchi, TJ ;

Soma, M ;

Malarsie, L ;

Ishida, M ;

Musha, H .

20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, :207-212

← 1 2 →