High performance tunnel field effect transistors based on in-plane transition metal dichalcogenide heterojunctions

被引:20
作者
Choukroun, Jean [1 ]
Pala, Marco [1 ]
Fang, Shiang [2 ]
Kaxiras, Efthimios [2 ,3 ]
Dollfus, Philippe [1 ]
机构
[1] Univ Paris Saclay, Univ Paris Sud, Ctr Nanosci & Nanotechnol, CNRS, Orsay, France
[2] Harvard Univ, Dept Phys, Cambridge, MA 02138 USA
[3] Harvard Univ, John A Paulson Sch Engn & Appl Sci, Cambridge, MA 02138 USA
关键词
TFET; transition metal dichalcogenides; steep-slope; NEGF; tight-binding; quantum simulation; MoS2; INDUCED VARIABILITY; INTERFACE TRAPS; BORON-NITRIDE; 2D MATERIALS; HETEROSTRUCTURES; FETS; MONOLAYER; GRAPHENE; SINGLE;
D O I
10.1088/1361-6528/aae7df
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In-plane heterojunction tunnel field effect transistors based on monolayer transition metal dichalcogenides are studied by means of self-consistent non-equilibrium Green's functions simulations and an atomistic tight-binding Hamiltonian. We start by comparing several heterojunctions before focusing on the most promising ones, i.e. WTe2-MoS2 and MoTe2-MoS2. The scalability of those devices as a function of channel length is studied, and the influence of backgate voltages on device performance is analyzed. Our results indicate that, by fine-tuning the design parameters, those devices can yield extremely low subthreshold swings (<5 mV/decade) and I-ON/I-OFF ratios higher than 10(8) at a supply voltage of 0.3 V, making them ideal for ultra-low power consumption.
引用
收藏
页数:11
相关论文
共 42 条
[1]   Modeling of nanoscale devices [J].
Anantram, M. P. ;
Lundstrom, Mark S. ;
Nikonov, Dmitri E. .
PROCEEDINGS OF THE IEEE, 2008, 96 (09) :1511-1550
[2]  
[Anonymous], 2011, IEEE COMP SEM INT CI
[3]  
Aras M., 2017, PHYS REV B, V95
[4]   Tunnel Field-Effect Transistors: Prospects and Challenges [J].
Avci, Uygar E. ;
Morris, Daniel H. ;
Young, Ian A. .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03) :88-95
[5]  
Brocard S, 2013, DESIGN OPTIONS HETER, P1
[6]   Analysis of InAs-Si heterojunction nanowire tunnel FETs: Extreme confinement vs. bulk [J].
Carrillo-Nunez, Hamilton ;
Luisier, Mathieu ;
Schenk, Andreas .
SOLID-STATE ELECTRONICS, 2015, 113 :61-67
[7]   Electronic Properties of MoS2-WS2 Heterostructures Synthesized with Two-Step Lateral Epitaxial Strategy [J].
Chen, Kun ;
Wan, Xi ;
Wen, Jinxiu ;
Xie, Weiguang ;
Kang, Zhiwen ;
Zeng, Xiaoliang ;
Chen, Huanjun ;
Xu, Jian-Bin .
ACS NANO, 2015, 9 (10) :9868-9876
[8]  
Cheung Kin P., 2010, 2010 International Symposium on VLSI Technology, Systems, and Applications (VLSI-TSA 2010), P72, DOI 10.1109/VTSA.2010.5488941
[9]   Surface-Roughness-Induced Variability in Nanowire InAs Tunnel FETs [J].
Conzatti, F. ;
Pala, M. G. ;
Esseni, D. .
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (06) :806-808
[10]   Toward Low-Power Electronics: Tunneling Phenomena in Transition Metal Dichalcogenides [J].
Das, Saptarshi ;
Prakash, Abhijith ;
Salazar, Ramon ;
Appenzeller, Joerg .
ACS NANO, 2014, 8 (02) :1681-1689