共 24 条
[1]
A VLSI ALGORITHM FOR DIRECT AND REVERSE CONVERSION FROM WEIGHTED BINARY NUMBER SYSTEM TO RESIDUE NUMBER SYSTEM
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,
1984, 31 (12)
:1033-1039
[2]
A NEW EFFICIENT MEMORYLESS RESIDUE TO BINARY CONVERTER
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,
1988, 35 (11)
:1441-1444
[3]
BARRACLOUGH SR, 1989, P IEEE CUST INT CIRC
[5]
A reverse converter for the 4-moduli superset {2n-1, 2n, 2n+1, 2n+1+1}
[J].
14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS,
1999,
:168-175
[6]
Breaking the 2n-bit carry propagation barrier in residue to binary conversion for the [2n-1, 2n, 2n+1] modula set
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS,
1998, 45 (09)
:998-1002
[7]
EFFICIENT VLSI NETWORKS FOR CONVERTING AN INTEGER FROM BINARY-SYSTEM TO RESIDUE NUMBER SYSTEM AND VICE VERSA
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,
1988, 35 (11)
:1425-1430
[8]
FAST AND FLEXIBLE ARCHITECTURES FOR RNS ARITHMETIC DECODING
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
1992, 39 (04)
:226-235
[9]
HUANG CH, 1983, IEEE T COMPUT, V32, P398, DOI 10.1109/TC.1983.1676242
[10]
Hwang K., 1979, Computer Arithmetic-Principles, Architecture And Design