An efficient reverse converter for the 4-moduli set {2n-1, 2n, 2n+1, 22n+1} based on the new Chinese remainder theorem

被引:91
作者
Cao, B [1 ]
Chang, CH
Srikanthan, T
机构
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore
[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
new Chinese remainder theorem (CRT); residue arithmetic; residue number system (RNS); residue-to-binary converter;
D O I
10.1109/TCSI.2003.817789
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The inherent properties of carry-free operations, parallelism and fault-tolerance have made the residue number system a promising candidate for high-speed arithmetic and specialized high-precision digital signal-processing applications. However, the reverse conversion from the residues to the weighted binary number has long been the performance bottleneck, particularly when the number of moduli set increases beyond 3. In this paper, we present an elegant residue-to-binary conversion algorithm for a new 4-moduli set {2(n)-1, 2(n), 2n + 1, 2(2n)+1}. The new Chinese remainder theorem introduced recently has been employed to exploit the special properties of the proposed moduli set where modulo corrections are done without resorting to the costly and time consuming modulo operations. The resulting architecture is notably simple and can be realized in hardware with only bit reorientation and one multioperand modular adder. The new reverse converter has superior area-time complexity in comparison with the reverse converters for several other 4-moduli sets.
引用
收藏
页码:1296 / 1303
页数:8
相关论文
共 24 条
[1]   A VLSI ALGORITHM FOR DIRECT AND REVERSE CONVERSION FROM WEIGHTED BINARY NUMBER SYSTEM TO RESIDUE NUMBER SYSTEM [J].
ALIA, G ;
MARTINELLI, E .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1984, 31 (12) :1033-1039
[2]   A NEW EFFICIENT MEMORYLESS RESIDUE TO BINARY CONVERTER [J].
ANDRAOS, S ;
AHMAD, H .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (11) :1441-1444
[3]  
BARRACLOUGH SR, 1989, P IEEE CUST INT CIRC
[4]   A FULLY PARALLEL ALGORITHM FOR RESIDUE TO BINARY CONVERSION [J].
BARSI, F ;
PINOTTI, MC .
INFORMATION PROCESSING LETTERS, 1994, 50 (01) :1-8
[5]   A reverse converter for the 4-moduli superset {2n-1, 2n, 2n+1, 2n+1+1} [J].
Bhardwaj, M ;
Srikanthan, T ;
Clarke, CT .
14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, :168-175
[6]   Breaking the 2n-bit carry propagation barrier in residue to binary conversion for the [2n-1, 2n, 2n+1] modula set [J].
Bhardwaj, M ;
Premkumar, AB ;
Srikanthan, T .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (09) :998-1002
[7]   EFFICIENT VLSI NETWORKS FOR CONVERTING AN INTEGER FROM BINARY-SYSTEM TO RESIDUE NUMBER SYSTEM AND VICE VERSA [J].
CAPOCELLI, RM ;
GIANCARLO, R .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (11) :1425-1430
[8]   FAST AND FLEXIBLE ARCHITECTURES FOR RNS ARITHMETIC DECODING [J].
ELLEITHY, KM ;
BAYOUMI, MA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (04) :226-235
[9]  
HUANG CH, 1983, IEEE T COMPUT, V32, P398, DOI 10.1109/TC.1983.1676242
[10]  
Hwang K., 1979, Computer Arithmetic-Principles, Architecture And Design