Flipped Voltage Follower Low Dropout (LDO) Voltage Regulators: A Tutorial Overview

被引:11
作者
Surkanti, Punith R. [1 ]
Garimella, Annajirao [1 ]
Furth, Paul M. [1 ]
机构
[1] New Mexico State Univ, Klipsch Sch Elect & Comp Engn, VLSI Lab, Las Cruces, NM 88003 USA
来源
2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES) | 2018年
关键词
Low dropout voltage regulators (LDOs); Flipped voltage follower (FVF); common-drain transistor amplifier; pole-zero analysis; stability; output impedance; PSRR; LOW-QUIESCENT CURRENT; POWER-SUPPLY-REJECTION; FREQUENCY COMPENSATION; LINEAR REGULATOR; SOC; AMPLIFIER; RANGE;
D O I
10.1109/VLSID.2018.68
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This tutorial introduces flipped voltage follower (FVF) based low dropout voltage regulators (LDOs) and their recent advances in the literature. Conventional stand-alone LDO ICs often deploy an external output capacitor in the range of hundreds of nanofarads to tens of microfarads with an inherent equivalent series resistance (ESR) in order to attain stability and low overshoot and undershoot during load transients. Because of the large value of the output capacitor, the bandwidth of the LDO is often limited, thus limiting the power supply rejection ratio (PSRR). Higher SoC integration and the necessity to reduce bill of materials cost has resulted in the proliferation of low-value on-chip capacitor LDOs. One of the major requirements of on-chip capacitor LDOs is to achieve high bandwidth and, thereby, good PSRR. An FVF is an analog voltage buffer circuit with fast local feedback, resulting in high bandwidth. It is capable of sourcing heavy current loads, which makes it an ideal candidate for LDOs. The architecture and design details, such as pole-zero equations, stability, and output impedance, of FVF LDOs are dealt with in detail in this tutorial.
引用
收藏
页码:232 / 237
页数:6
相关论文
共 31 条
[31]  
Wong K, 2006, PROC EUR SOLID-STATE, P532