VirtualGC: Enabling Erase-free Garbage Collection to Upgrade the Performance of Rewritable SLC NAND Flash Memory

被引:6
作者
Chen, Tseng-Yi [1 ]
Chang, Yuan-Hao [1 ]
Kuan, Yuan-Hung [1 ]
Chang, Yu-Ming [1 ]
机构
[1] Acad Sinica, Inst Informat Sci, Taipei, Taiwan
来源
PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2017年
关键词
Rewritable SLC; erase-free scheme; garbage collection;
D O I
10.1145/3061639.3062339
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Since 3D NAND flash ash memory could provide more reliable storage than a 2D planar flash ash memory by relaxing the design rule of a memory cell, a kind of brand new programming technique, namely erase-free scheme, has been proposed to further enhance the endurance of a 3D SLC NAND flash ash memory. The erase-free scheme brings tons of benefits to flash ash memory performance and endurance. For example, the erase-free scheme could reclaim invalid (page) space without physically erasing a flash ash block. However, current flash ash management designs could not fully exploit the benefits of the erase-free scheme. With the considerations of the features of the erase-free scheme, this paper is the first work to propose a novel flash ash management design, namely VirtualGC strategy, to deal with the erase-free garbage collection process. By taking the advantages of the erase-free scheme, the proposed strategy reduces the overhead of copying live pages so as to increase flash ash memory performance. The results show that the proposed strategy significantly improves the performance of rewritable 3D flash ash memory drives.
引用
收藏
页数:6
相关论文
共 14 条
[1]  
[Anonymous], AUT CON
[2]  
[Anonymous], PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE
[3]  
Cai Y, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P123, DOI 10.1109/ICCD.2013.6657034
[4]  
Chang Y.-M., 2016, P 11 IEEE ACM IFIP I
[5]  
Chen F., 2011, FAST, V11
[6]  
Chen T.-Y., 2016, P 53 ANN DES AUT C D
[7]   DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings [J].
Gupta, Aayush ;
Kim, Youngjae ;
Urgaonkar, Bhuvan .
ACM SIGPLAN NOTICES, 2009, 44 (03) :229-240
[8]   A Process-Aware Hot/Cold Identification Scheme for Flash Memory Storage Systems [J].
Jung, Sanghyuk ;
Lee, Yangsup ;
Song, Yong Ho .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (02) :339-347
[9]  
Jung TS, 1996, ISSCC DIG TECH PAP I, V39, P32
[10]  
Katcher Jeffrey, 1997, TECHNICAL REPORT