A 0.9-2.6 GHz Cognitive Radio Receiver With Spread Spectrum Frequency Synthesizer for Spectrum Sensing

被引：4

作者：

Qiu, Lei ^{[1
]}

Liu, Supeng ^{[1
]}

Zhang, Ying ^{[1
]}

Zhu, Yao ^{[1
]}

Tang, Kai ^{[1
]}

Zheng, Yuanjin ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, IC Design Ctr Excellence, VIRTUS, Singapore 637598, Singapore

来源：

IEEE SENSORS JOURNAL | 2017年 / 17卷 / 22期

关键词：

Cognitive radio; receiver; spread spectrum clock generator; low noise amplifier; wide-band; voltage controlled oscillator; phase-locked loop; CLOCK GENERATOR; CMOS RECEIVER;

D O I：

10.1109/JSEN.2017.2760339

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, 0.9-2.6 GHz receiver with spread spectrum frequency synthesizer is proposed for spectrum sensing cognitive radio system. With the presence of spread spectrum window generated by local synthesizer, the bandwidth of lowpass filter for spectrum sensing can be fixed, which alleviates the complexity of energy detection block, making it easily embedded into a transceiver chip. The proposed coherent sampling quickens energy detection under negative signal-to-noise ratio. The proposed direct conversion receiver with wideband interference rejection includes a low noise amplifier and mixer, which achieves a NF of 5 dB and gain of 30 dB over the entire bandwidth with 20 mW power consumption. The ultra-wideband voltage controlled oscillator with loss compensation is designed to cover 0.9-2.6 GHz. A prototype chip has been fabricated in 0.18 mu m CMOS technology consuming 130 mW in sensing mode with 1.8 V power supply. The total chip area including pads is approximately 2.75 mm(2). The proposed CR receiver achieves wide operation frequency range from 900 MHz to 2.6 GHz with minimum detection sensitivity of -93.2 dBm and adjustable detection window of 35 similar to 70 MHz.

引用

页码：7569 / 7577

页数：9

共 19 条

[1]

[Anonymous], 02155 FED COMM COMM

[2]

Cabric D., 2006, EURASIP Journal on Wireless Communications and Networking, V2006, P1

[3]

Cabric D., 2007, THESIS

[4] A spread-spectrum clock generator with triangular modulation [J].

Chang, HH ;

Hua, IH ;

Liu, SI .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (04) :673-676

[5] A 1.27 GHz, All-Digital Spread Spectrum Clock Generator/Synthesizer in 65 nm CMOS [J].

De Caro, Davide ;

Romani, Carlo Alberto ;

Petra, Nicola ;

Strollo, Antonio Giuseppe Maria ;

Parrella, Claudio .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (05) :1048-1060

[6] A 125-1250 MHz Process-Independent Adaptive Bandwidth Spread Spectrum Clock Generator With Digital Controlled Self-Calibration [J].

Ebuchi, Tsuyoshi ;

Komatsu, Yoshihide ;

Okamoto, Tatsuo ;

Arima, Yukio ;

Yamada, Yuji ;

Sogawa, Kazuaki ;

Okamoto, Kouji ;

Morie, Takashi ;

Hirata, Takashi ;

Dosho, Shiro ;

Yoshikawa, Takefumi .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (03) :763-774

[7] SIGNAL INTERCEPTION - A UNIFYING THEORETICAL FRAMEWORK FOR FEATURE DETECTION [J].

GARDNER, WA .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1988, 36 (08) :897-906

[8] A wideband programmable spread-spectrum clock generator [J].

Ho, Sheng-Feng ;

Huang, Hong-Yi .

2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, :521-524

[9]

Hong HK, 2013, ISSCC DIG TECH PAP I, V56, P470, DOI 10.1109/ISSCC.2013.6487819

[10]

Jongmin Park, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P526, DOI 10.1109/ISSCC.2008.4523289

← 1 2 →