Fabrication of carbon nanotube field-effect transistors in commercial silicon manufacturing facilities

被引:214
作者
Bishop, Mindy D. [1 ,2 ]
Hills, Gage [1 ]
Srimani, Tathagata [1 ]
Lau, Christian [1 ]
Murphy, Denis [3 ]
Fuller, Samuel [3 ]
Humes, Jefford [4 ]
Ratkovich, Anthony [5 ]
Nelson, Mark [5 ]
Shulaker, Max M. [1 ]
机构
[1] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
[2] MIT, Harvard Mit Div Hlth Sci & Technol, Cambridge, MA 02139 USA
[3] Analog Devices Inc ADI, Wilmington, MA USA
[4] Raymor NanoIntegris, Boisbriand, PQ, Canada
[5] SkyWater Technol, Bloomington, MN USA
关键词
ADSORPTION; MOSFETS; DESIGN; MODELS; FETS;
D O I
10.1038/s41928-020-0419-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Carbon nanotube field-effect transistors (CNFETs) are a promising nanotechnology for the development of energy-efficient computing. Despite rapid progress, CNFETs have only been fabricated in academic or research laboratories. A critical challenge in transferring this technology to commercial manufacturing facilities is developing a suitable method for depositing nanotubes uniformly over industry-standard large-area substrates. Such a deposition method needs to be manufacturable, compatible with today's silicon-based technologies, and provide a path to achieving systems with energy efficiency benefits over silicon. Here, we show that a deposition technique in which the substrate is submerged within a nanotube solution can address these challenges and can allow CNFETs to be fabricated within industrial facilities. By elucidating the mechanisms driving nanotube deposition, we develop process modifications to standard solution-based methods that significantly improve throughput, accelerating the deposition process by more than 1,100 times, while simultaneously reducing cost. This allows us to fabricate CNFETs in a commercial silicon manufacturing facility and high-volume semiconductor foundry. We demonstrate uniform and reproducible CNFET fabrication across industry-standard 200 mm wafers, employing the same equipment currently being used to fabricate silicon product wafers. Using a solution-based deposition technique, carbon nanotube field-effect transistors can be fabricated in a commercial silicon manufacturing facility and a high-volume commercial foundry, demonstrating uniform and reproducible transistor fabrication across industry-standard 200 mm wafers.
引用
收藏
页码:492 / 501
页数:10
相关论文
共 39 条
[1]  
Aly MMS, 2015, COMPUTER, V48, P24, DOI 10.1109/MC.2015.376
[2]  
Amer AG, 2019, ISSCC DIG TECH PAP I, V62, P470, DOI 10.1109/ISSCC.2019.8662377
[4]  
Baltzinger J.-L, 1999, SEMICONDUCTOR TECHNO, P57
[5]  
Bardon MG, 2016, INT EL DEVICES MEET
[6]   Quasi-ballistic carbon nanotube array transistors with current density exceeding Si and GaAs [J].
Brady, Gerald J. ;
Way, Austin J. ;
Safron, Nathaniel S. ;
Evensen, Harold T. ;
Gopalan, Padma ;
Arnold, Michael S. .
SCIENCE ADVANCES, 2016, 2 (09)
[7]   Polyfluorene-Sorted, Carbon Nanotube Array Field-Effect Transistors with Increased Current Density and High On/Off Ratio [J].
Brady, Gerald J. ;
Joo, Yongho ;
Wu, Meng-Yin ;
Shea, Matthew J. ;
Gopalan, Padma ;
Arnold, Michael S. .
ACS NANO, 2014, 8 (11) :11614-11621
[8]   Carbon nanotube transistors scaled to a 40-nanometer footprint [J].
Cao, Qing ;
Tersoff, Jerry ;
Farmer, Damon B. ;
Zhu, Yu ;
Han, Shu-Jen .
SCIENCE, 2017, 356 (6345) :1369-1372
[9]  
Cao Q, 2013, NAT NANOTECHNOL, V8, P180, DOI [10.1038/NNANO.2012.257, 10.1038/nnano.2012.257]
[10]   Capillary flow as the cause of ring stains from dried liquid drops [J].
Deegan, RD ;
Bakajin, O ;
Dupont, TF ;
Huber, G ;
Nagel, SR ;
Witten, TA .
NATURE, 1997, 389 (6653) :827-829