Room temperature direct wafer bonding for three dimensional integrated sensors

被引:0
|
作者
Enquist, P [1 ]
机构
[1] Ziptronix, Morrisville, NC 27560 USA
关键词
direct wafer bonding; room-temperature bonding; three-dimensional integrated circuits; hermetic encapsulation; engineered substrates; temperature compensation;
D O I
暂无
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
This paper reviews the state-of-the-art in room -temperature direct wafer bonding and its application to sensors and materials. The fundamental physical and chemical mechanisms that allow bond energies exceeding 1 J/m(2) to be obtained are discussed. Different techniques and configurations compatible with typical semiconductor production ambient conditions are described and compared to alternate bonding technologies. A variety of test structures and reliability results are presented illustrating the efficacy of the technology. A number of different types of sensor applications including substrates for sensor fabrication, the encapsulation of fabricated sensors, and the integration of sensors in three-dimensional systems demonstrate appropriate utilization of the technology.
引用
收藏
页码:307 / 316
页数:10
相关论文
共 50 条
  • [31] Surface analysis of argon and oxygen plasma-treated gold for room temperature wafer scale gold-gold bonding
    Yamamoto, Michitaka
    Matsumae, Takashi
    Kurashima, Yuichi
    Takagi, Hideki
    Suga, Tadatomo
    Itoh, Toshihiro
    Higurashi, Eiji
    2018 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2018, : 127 - 128
  • [32] Wafer-Scale Room-Temperature Bonding of Smooth Au/Ti-Based Getter Layer for Vacuum Packaging
    Matsumae, Takashi
    Kariya, Shingo
    Kurashima, Yuichi
    Thu, Le Hac Huong
    Higurashi, Eiji
    Hayase, Masanori
    Takagi, Hideki
    SENSORS, 2022, 22 (21)
  • [33] Deposition and processing of bismuth titanate thin films for direct wafer bonding
    Alexe, M
    Hesse, D
    Gosele, U
    MATERIALS CHEMISTRY AND PHYSICS, 1998, 55 (01) : 55 - 60
  • [34] Fabrication of GaAs on Si Heterostuctures by Helium Implantation and Direct Wafer Bonding
    Woo, H. J.
    Choi, H. W.
    Kim, G. D.
    Kim, J. K.
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2009, 54 (05) : 2060 - 2065
  • [35] Direct wafer bonding and layer transfer for ferroelectric thin film integration
    Alexe, M
    Senz, S
    Pignolet, A
    Hesse, D
    Gösele, U
    INTEGRATED FERROELECTRICS, 1999, 27 (1-4) : 1249 - 1255
  • [36] Integrated Temperature Sensor for Temperature Compensation of Inertial Sensors
    Kaya, Onurcan
    Kose, Talha
    Azgin, Kivanc
    2019 6TH IEEE INTERNATIONAL SYMPOSIUM ON INERTIAL SENSORS & SYSTEMS (INERTIAL 2019), 2019,
  • [37] Temperature-Aware Layer Assignment for Three-Dimensional Integrated Circuits
    Huang, Shih-Hsu
    Yeh, Hua-Hsin
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (08) : 1699 - 1708
  • [38] Room temperature bonding of polymethylglutarimide for layer transfer method
    Matsumae, Takashi
    Suga, Tadatomo
    2016 International Conference on Electronics Packaging (ICEP), 2016, : 310 - 313
  • [39] Plasma Treatment Mechanism in Si-SiO2 Direct Wafer Bonding
    Lee, Youngseok
    You, Yebin
    Cho, Chulhee
    Kim, Sijun
    Lee, Jangjae
    Kim, Minyoung
    Lee, Hanglim
    You, ShinJae
    SCIENCE OF ADVANCED MATERIALS, 2022, 14 (07) : 1265 - 1270
  • [40] A MECHANICAL MODEL FOR DIRECT WAFER BONDING BY STRAIN ENERGY UNDER NORMAL PRESSURE
    Cai, Shirong
    Sun, Yunyun
    Wu, Shijing
    Tan, Henry
    JOURNAL OF MECHANICS OF MATERIALS AND STRUCTURES, 2025, 20 (01) : 1 - 14