Wafer-Level Monolithic Integration of Vertical Micro-LEDs on Glass

被引:20
|
作者
Guo, Wei [1 ]
Meng, Hu [1 ]
Chen, Youru [1 ]
Sun, Tuo [1 ]
Li, Yanzhao [1 ]
机构
[1] BOE Technol Grp Co Ltd, Cent Res Inst, Beijing 100176, Peoples R China
关键词
Micro-LED; wafer bonding; glass backplane; light extraction; GAN; CONTACT;
D O I
10.1109/LPT.2020.2991672
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In an earlier study micro-LED micro display (<1 inch) on silicon CMOS backplane was demonstrated for augmented reality (AR) applications. Here we report the feasibility of wafer-level monolithic integration of micro-LEDs on glass substrate/backplane. Such issues as the cracking of GaN epitaxial layer, the deviation of alignment, and the peeling of insulator are discussed. SU-8 is proposed as the insulator material in vertical micro-LEDs, resulting into improved light extraction efficiency and allowing for the reduced light crosstalk between sub pixels if the integrated reflective mirrors are used. A directly driven micro-LED parallel array with a resolution of 320 x 720 with individual LED size ranging from 5 mu m to 28 mu m is demonstrated. It is believed that this monolithic technology on glass will play an important role in future high performance and low cost wearable and/or phone displays.
引用
收藏
页码:673 / 676
页数:4
相关论文
共 21 条
  • [1] Monolithic integration of tricolor micro-LEDs and color mixing investigation by analog and digital dimming
    Robin, Yoann
    Hemeret, Francois
    D'Inca, Gillian
    Pristovsek, Markus
    Trassoudaine, Agnes
    Amano, Hiroshi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (SC)
  • [2] Wafer-level three-dimensional monolithic integration for heterogeneous silicon ICs
    Gutmann, RJ
    Lu, JQ
    Devarajan, S
    Zeng, AY
    Rose, K
    2004 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2004, : 45 - 48
  • [3] Monolithic Red/Green/Blue Micro-LEDs With HBR and DBR Structures
    Chen, Guan-Syun
    Wei, Bo-Yu
    Lee, Ching-Ting
    Lee, Hsin-Ying
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2018, 30 (03) : 262 - 265
  • [4] Size effects of AlGaInP red vertical micro-LEDs on silicon substrate
    Fan, Kaili
    Tao, Jin
    Zhao, Yongzhou
    Li, Panyuan
    Sun, Wenchao
    Zhu, Licai
    Lv, Jinguang
    Qin, Yuxin
    Wang, Qiang
    Liang, Jingqiu
    Wang, Weibiao
    RESULTS IN PHYSICS, 2022, 36
  • [5] Wafer-Level Heterogeneous Integration of GaN HEMTs and Si (100) MOSFETs
    Lee, Hyung-Seok
    Ryu, Kevin
    Sun, Min
    Palacios, Tomas
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (02) : 200 - 202
  • [6] 3D Integration by Wafer-Level Aligned Wafer Bonding
    Dragoi, V.
    Burggraf, J.
    Kurz, F.
    Rebhan, B.
    2015 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2015, : 185 - 188
  • [7] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration
    Dragoi, Viorel
    Pabo, Eric
    Burggraf, Juergen
    Mittendorfer, Gerald
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (7-8): : 1065 - 1075
  • [8] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration
    Viorel Dragoi
    Eric Pabo
    Jürgen Burggraf
    Gerald Mittendorfer
    Microsystem Technologies, 2012, 18 : 1065 - 1075
  • [9] Wafer-Level Integration of High-Quality Bulk Piezoelectric Ceramics on Silicon
    Aktakka, Ethem Erkan
    Peterson, Rebecca L.
    Najafi, Khalil
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (06) : 2022 - 2030
  • [10] Room-Temperature Cu Direct Bonding Technology Enabling 3D Integration with Micro-LEDs
    Susumago, Yuki
    Arayama, Shunsuke
    Hoshi, Tadaaki
    Kino, Hisashi
    Tanaka, Tetsu
    Fukushima, Takafumi
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1403 - 1408