An Efficient HW/SW Design for Text Extraction from Complex Color Image

被引:6
作者
Ben Atitallah, Mohamed Amin [1 ,2 ,3 ]
Kachouri, Rostom [2 ]
Ben Atitallah, Ahmed [4 ]
Mnif, Hassene [1 ]
机构
[1] Univ Sfax, LETI ENIS, Sfax, Tunisia
[2] Gustave Eiffel Univ, CNRS, Lab Informat Gaspard Monge, Champs Sur Marne, France
[3] Univ Gabes, Natl Engn Sch Gabes ENIG, Gabes, Tunisia
[4] Jouf Univ, Dept Elect Engn, Aljouf, Saudi Arabia
来源
CMC-COMPUTERS MATERIALS & CONTINUA | 2022年 / 71卷 / 03期
关键词
Text extraction; GCM; HW/SW codesign; FPGA; HLS flow; IMPLEMENTATION;
D O I
10.32604/cmc.2022.024345
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In the context of constructing an embedded system to help visually impaired people to interpret text, in this paper, an efficient High-level synthesis (HLS) Hardware/Software (HW/SW) design for text extraction using the Gamma Correction Method (GCM) is proposed. Indeed, the GCM is a common method used to extract text from a complex color image and video. The purpose of this work is to study the complexity of the GCM method on Xilinx ZCU102 FPGA board and to propose a HW implementation as Intellectual Property (IP) block of the critical blocks in this method using HLS flow with taking account the quality of the text extraction. This IP is integrated and connected to the ARM Cortex-A53 as coprocessor in HW/SW codesign context. The experimental results show that theHLS HW/SW implementation of the GCM method on ZCU102 FPGA board allows a reduction in processing time by about 89% compared to the SW implementation. This result is given for the same potency and strength of SW implementation for the text extraction.
引用
收藏
页码:5963 / 5977
页数:15
相关论文
共 28 条
[1]   High performance implementation of texture features extraction algorithms using FPGA architecture [J].
Akoushideh, Ali Reza ;
Shahbahrami, Asadollah ;
Maybodi, Babak Mazloom-Nezhad .
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2014, 9 (01) :141-157
[2]   An Optimized SW/HW AVMF Design Based on High-Level Synthesis Flow for Color Images [J].
Alanazi, Turki M. ;
Ben Atitallah, Ahmed ;
Abid, Imen .
CMC-COMPUTERS MATERIALS & CONTINUA, 2021, 68 (03) :2925-2943
[3]  
Ben Atitallah A., 2020, 20th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA 2020), P82, DOI 10.1109/STA50679.2020.9329336
[4]  
Ben Atitallah Ahmed, 2012, WSEAS Transactions on Circuits and Systems, V11, P211
[5]   An optimized FPGA design of inverse quantization and transform for HEVC decoding blocks and validation in an SW/HW environment [J].
Ben Atitallah, Ahmed ;
Kammoun, Manel ;
Ben Atitallah, Rabie .
TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2020, 28 (03) :1656-1672
[6]   An FPGA comparative study of high-level and low-level combined designs for HEVC intra, inverse quantization, and IDCT/IDST 2D modules [J].
Ben Atitallah, Ahmed ;
Kammoun, Manel ;
Ali, Karim M. A. ;
Ben Atitallah, Rabie .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (08) :1274-1290
[7]  
Boudabous A., 2020, INT J SCI TECHNOLOGY, V9, P6572
[8]  
Boudabous A, 2007, RADIOENGINEERING, V16, P113
[9]   Cloud-DNN: An Open Framework for Mapping DNN Models to Cloud FPGAs [J].
Chen, Yao ;
He, Jiong ;
Zhang, Xiaofan ;
Hao, Cong ;
Chen, Deming .
PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), 2019, :73-82
[10]  
Devi G. G., 2014, P IEEE C INF COMM EM, P1