Enabling seamless video processing in smart surveillance cameras with multicore

被引:0
作者
Sudha, N. [1 ]
机构
[1] XMOS Semicond India Pvt Ltd, Madras, Tamil Nadu, India
来源
2015 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS (ADCOM) | 2015年
关键词
smart camera; video surveillance; motion tracking; face detection; pipelined architecture; multicore processor; XMOS microcontroller;
D O I
10.1109/ADCOM.2015.12
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Smart video surveillance is an area of research focus in smart city technology. Smart camera design for this task needs to perform seamless video processing. Multicore is one solution to achieve high performance. In this paper, we propose a pipelined parallel architecture for smart video surveillance that is appropriate for implementation on a multicore environment. The architecture comprises of modules for video frame acquisition and image processing operations performed in sequence on an image frame. Successive lines of a frame are processed in a pipeline on the multicore. Embedded system realization on a multicore XMOS microcontroller runs the drivers for interfacing image sensor and LCD on different cores along with the various stages of the image processing pipeline. The realization achieves a frame rate of 8 frames/second for an image size of 480x272. Further, the solution is area-efficient without the need for a large external memory and is based on a single XMOS sliceKIT with support (in the form of compact slices) for camera, LCD and other units.
引用
收藏
页码:27 / 32
页数:6
相关论文
共 18 条
[1]   FPGA/SOFT-PROCESSOR BASED REAL-TIME OBJECT TRACKING SYSTEM [J].
Ali, Usman ;
Malik, M. B. ;
Munawar, Khalid .
2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, :33-37
[2]  
[Anonymous], 2010, SURVEY RECENT ADV FA
[3]  
Bailey D.G., 2007, P IMAGE VISION COMPU, P282
[4]   A Survey of Multicore Processors A review of their common attributes [J].
Blake, Geoffrey ;
Dreslinski, Ronald G. ;
Mudge, Trevor .
IEEE SIGNAL PROCESSING MAGAZINE, 2009, 26 (06) :26-37
[5]  
Chiang CH, 2011, 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), P328
[6]  
Haiwang Ren, 2011, 2011 International Conference on Multimedia Technology, P3354
[7]  
Han D, 2011, IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), P705, DOI 10.1109/ICCE.2011.5722820
[8]  
Jean Remi, 2010, DEMOSAICING BAYER PA
[9]   Image Processing on Multicore x86 Architectures [J].
Kim, Daehyun ;
Lee, Victor W. ;
Chen, Yen-Kuang .
IEEE SIGNAL PROCESSING MAGAZINE, 2010, 27 (02) :97-107
[10]  
Kovac J, 2003, IEEE REGION 8 EUROCON 2003, VOL B, PROCEEDINGS, P144