A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic

被引:37
|
作者
Shao, Hui [1 ]
Tsui, Chi-Ying [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Hong Kong, Peoples R China
关键词
D O I
10.1109/ESSCIRC.2007.4430306
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new level converter (LC) is proposed for logic voltage shifting between sub-threshold voltage to normal high voltage. By employing 2 PMOS diodes, the LC shows good operation robustness with sub-threshold logic input. The switching delay of the proposed LC can adapt with the input logic voltage which is more suitable for power aware systems. With a simpler circuit structure, the energy consumption of the LC is smaller than that of the existing sub-threshold LC. Simulation results demonstrate the performance improvement and energy reduction of the proposed LC. Test chip was fabricated using 0.18 mu m CMOS process. Measurement results show that our proposed LC can operate correctly with an input at as low as 127mV and an output voltage at 1.8V.
引用
收藏
页码:312 / 315
页数:4
相关论文
共 50 条
  • [31] A Fast and Energy-Efficient Level Shifter with Wide Shifting Range from Sub-threshold up to I/O Voltage
    Zhou, Jun
    Wang, Chao
    Liu, Xin
    Zhang, Xin
    Je, Minkyu
    PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 137 - 140
  • [32] Ultra-low line sensitivity and high PSRR sub-threshold CMOS voltage reference
    Rashtian, Mohammad
    JOURNAL OF ENGINEERING-JOE, 2023, 2023 (04):
  • [33] Investigation of Low-Voltage, Sub-threshold Charge Pump with Parasitics Aware Design Methodology
    Kovac, Martin
    Arbet, Daniel
    Stopjakova, Viera
    Sovcik, Michal
    Nagy, Lukas
    2019 IEEE 22ND INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2019,
  • [34] An Ultra-Low-Voltage Sub-threshold Pseudo-Differential CMOS Schmitt Trigger
    Bastan, Yasin
    Nejati, Ali
    Radfar, Sara
    Amiri, Parviz
    Nasrollahpour, Mehdi
    Hamedi-hagh, Sotoudeh
    2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 67 - 71
  • [35] An energy efficient sub-threshold to above-threshold level shifter using a modified Wilson current mirror
    Maroof, Naeem
    Sohail, Muhammad
    Shin, Hyunchul
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (07) : 1216 - 1227
  • [36] Low Power Sub-Threshold Asynchronous QDI Static Logic Transistor-level Implementation (SLTI) 32-Bit ALU
    Ho, Weng-Geng
    Chong, Kwen-Siong
    Gwee, Bah-Hwee
    Chang, Joseph S.
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 353 - 356
  • [37] A novel approach for Low Voltage, Low Power deep Sub-threshold 5-T SRAM cell
    Shrivastava, Prabhat Chandra
    Kumar, Prashant
    Tiwari, Manish
    Dhawan, Amit
    2017 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING AND COMMUNICATION TECHNOLOGIES (ICETCCT), 2017, : 172 - 176
  • [38] An 11-nW CMOS Temperature-to-Digital Converter Utilizing Sub-Threshold Current at Sub-Thermal Drain Voltage
    Someya, Teruki
    Islam, A. K. M. Mahfuzul
    Sakurai, Takayasu
    Takamiya, Makoto
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 613 - 622
  • [39] Low-Voltage Low-Power Sub-Threshold CMOS Four-Quadrant Analogue Multiplier
    Boonchu, Boonchai
    2018 6TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2018,
  • [40] DUAL THRESHOLD VOLTAGE DOMINO ADDER DESIGN WITH PASS TRANSISTOR LOGIC USING STANDBY SWITCH FOR REDUCING SUB-THRESHOLD LEAKAGE CURRENT
    Yuan, Shoucai
    Liu, Yamei
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (03)