A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic

被引:37
|
作者
Shao, Hui [1 ]
Tsui, Chi-Ying [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Hong Kong, Peoples R China
关键词
D O I
10.1109/ESSCIRC.2007.4430306
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new level converter (LC) is proposed for logic voltage shifting between sub-threshold voltage to normal high voltage. By employing 2 PMOS diodes, the LC shows good operation robustness with sub-threshold logic input. The switching delay of the proposed LC can adapt with the input logic voltage which is more suitable for power aware systems. With a simpler circuit structure, the energy consumption of the LC is smaller than that of the existing sub-threshold LC. Simulation results demonstrate the performance improvement and energy reduction of the proposed LC. Test chip was fabricated using 0.18 mu m CMOS process. Measurement results show that our proposed LC can operate correctly with an input at as low as 127mV and an output voltage at 1.8V.
引用
收藏
页码:312 / 315
页数:4
相关论文
共 50 条
  • [21] Design of Energy-Efficient, Adaptable Throughput Systems at Near/Sub-Threshold Voltage
    Srivastav, Meeta
    Henry, M. B.
    Nazhandali, Leyla
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (01)
  • [22] An Area Efficient Sub-threshold Voltage Level Shifter using a Modified Wilson Current Mirror for Low Power Applications
    Mukherjee, Biswarup
    Ghosal, Aniruddha
    IETE JOURNAL OF RESEARCH, 2019, 68 (01) : 559 - 565
  • [23] Low-Voltage InGaZnO Thin Film Transistors with Small Sub-Threshold Swing
    Cheng, C. H.
    Chou, K. I.
    Hsu, H. H.
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2015, 15 (02) : 1486 - 1489
  • [24] Voltage Stacking for Near/Sub-threshold Ultra-Low Power Microprocessor Systems
    Singh, Kamlesh
    de Bruin, Barry
    Huisken, Jos
    Jiao, Hailong
    Corporaal, Henk
    de Gyvez, Jose Pineda
    2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
  • [25] A Single-VDD Ultra-Low Energy Sub-threshold FPGA
    Sankaranarayanan, Rajsaktish
    Guthaus, Matthew R.
    2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 219 - 224
  • [26] Optimizing Energy Efficient Low-Swing Interconnect for Sub-threshold FPGAs
    Qi, He
    Ayorinde, Oluseyi
    Huang, Yu
    Calhoun, Benton
    2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
  • [27] Complete delay modeling of sub-threshold CMOS logic gates for low-power application
    Chanda, Manash
    Chakraborty, Ananda Sankar
    Sarkar, Chandan Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2016, 29 (02) : 132 - 145
  • [28] Analysis of Sub-Threshold Adiabatic Logic Model Using Junctionless MOSFET for Low Power Application
    Roy, Swarnil
    Jana, Gargi
    Chanda, Manash
    SILICON, 2022, 14 (03) : 903 - 911
  • [29] A voltage level converter circuit design with low power consumption
    Chin, PY
    Yu, CC
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 358 - 359
  • [30] Analysis of Sub-Threshold Adiabatic Logic Model Using Junctionless MOSFET for Low Power Application
    Swarnil Roy
    Gargi Jana
    Manash Chanda
    Silicon, 2022, 14 : 903 - 911