共 8 条
[2]
Robust level converter design for sub-threshold logic
[J].
ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN,
2006,
:14-19
[3]
Ge R., 2005, P ACMIEEE SC C SUPER, P34
[4]
Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs
[J].
2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS,
2000,
:202-203
[5]
SZE V, 2006, IEEE INT C AC SPEECH, P908
[6]
Usami K., 1995, Proceedings. 1995 International Symposium on Low Power Design, P3, DOI 10.1145/224081.224083
[8]
Wang WT, 2001, 2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, P307, DOI 10.1109/VTSA.2001.934546