On Undetectable Faults and Fault Diagnosis

被引:0
作者
Pomeranz, Irith [1 ]
Reddy, Sudhakar M. [2 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
[2] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA
关键词
Diagnostic test generation; fault diagnosis; full-scan circuits; stuck-at faults;
D O I
10.1109/TCAD.2010.2053476
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The presence of an undetectable fault u(i) may modify the response of a detectable fault d(j) to a test set used for fault diagnosis. This may impact the accuracy of fault diagnosis based on the responses of single faults. Many state-of-the-art diagnosis processes are based on the responses of single stuck-at faults even though their goal is to diagnose defects (including multiple defects) that are different from stuck-at faults. Therefore, we study the effects of undetectable single stuck-at faults on the accuracy of fault diagnosis based on the responses of single stuck-at faults. For this purpose, we consider the cases where the response of a double stuck-at fault u(i)&d(j), which consists of an undetectable fault u(i) and a detectable fault d(j) , is different from the response of the single fault d(j) . We show that there are significant, yet manageable, numbers of such faults in benchmark circuits under test sets used for fault diagnosis. In all these cases, a fault diagnosis process based on single stuck-at faults may not identify the locations of d(j) and u(i) as candidate defect sites if a defect affects the sites of d(j) and u(i). We conclude that it is important to consider u(i)&d(j) during fault diagnosis in order not to preclude the sites of d(j) and u(i) as candidate defect sites.
引用
收藏
页码:1832 / 1837
页数:6
相关论文
共 11 条
[1]   Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm [J].
Bartenstein, T ;
Heaberlin, D ;
Huisman, L ;
Silwinski, D .
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, :287-296
[2]  
CHESS B, 1995, P INT C COMP AID DES, P185
[3]   FAULT DETECTION IN REDUNDANT CIRCUITS [J].
FRIEDMAN, AD .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (01) :99-+
[4]  
FRIEDMAN AD, 1994, DIGITAL SYSTEMS TEST
[5]  
Holst S, 2007, PROC EUR TEST SYMP, P7
[6]   Probabilistic mixed-model fault diagnosis [J].
Lavo, DB ;
Chess, B ;
Larrabee, T ;
Hartanto, I .
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :1084-1093
[7]  
MILLMAN SD, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P860, DOI 10.1109/TEST.1990.114104
[8]   A diagnostic test generation procedure for synchronous sequential circuits based on test elimination [J].
Pomeranz, I ;
Reddy, SM .
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :1074-1083
[9]   Defect diagnosis based on pattern-dependent stuck-at faults [J].
Pomeranz, M ;
Venkataraman, S ;
Reddy, SM ;
Amyeen, E .
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, :475-480
[10]   POIROT: A logic fault diagnosis tool and its applications [J].
Venkataraman, S ;
Drummonds, SB .
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, :253-262