共 11 条
[1]
Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm
[J].
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS,
2001,
:287-296
[2]
CHESS B, 1995, P INT C COMP AID DES, P185
[3]
FAULT DETECTION IN REDUNDANT CIRCUITS
[J].
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS,
1967, EC16 (01)
:99-+
[4]
FRIEDMAN AD, 1994, DIGITAL SYSTEMS TEST
[5]
Holst S, 2007, PROC EUR TEST SYMP, P7
[6]
Probabilistic mixed-model fault diagnosis
[J].
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS,
1998,
:1084-1093
[7]
MILLMAN SD, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P860, DOI 10.1109/TEST.1990.114104
[8]
A diagnostic test generation procedure for synchronous sequential circuits based on test elimination
[J].
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS,
1998,
:1074-1083
[9]
Defect diagnosis based on pattern-dependent stuck-at faults
[J].
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA,
2004,
:475-480
[10]
POIROT: A logic fault diagnosis tool and its applications
[J].
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS,
2000,
:253-262