Back-Gate Bias and Substrate Doping Influenced Substrate Effect in UTBB FD-SOI MOS Transistors: Analysis and Optimization Guidelines

被引:4
作者
Bhoir, Mandar S. [1 ]
Chauhan, Yogesh Singh [2 ]
Mohapatra, Nihar R. [1 ]
机构
[1] IIT Gandhinagar, Dept Elect Engn, Gandhinagar 382355, India
[2] IIT Kanpur, Dept Elect Engn, Kanpur 208016, Uttar Pradesh, India
关键词
Back-gate bias; ground plane (GP); negative feedback; radio frequency (RF); substrate effect; system on chip (SoC); ultrathin body and BOX fully depleted silicon-on-insulator (UTBB FD-SOI); SIGNAL OUTPUT CONDUCTANCE; MOSFETS;
D O I
10.1109/TED.2018.2888799
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present physical insights into the role of substrate on the anomalous frequency behavior of small-signal transconductance and output conductance in the ultrathin body and buried oxide fully depleted silicon-on-insulator MOS transistors. Using the simple dc analysis, we attribute this anomalous behavior to the negative feedback originating from both minority and majority carriers in the substrate at different frequency ranges. Through measurements and detailed TCAD simulations, we have shown that back-gate bias and substrate doping strongly modulate the frequency behavior of transconductance and output conductance. It is finally proposed that circuit/device designers can smartly use the back-gate bias and substrate doping to minimize the substrate effect and improve the frequency response of the device intrinsic gain.
引用
收藏
页码:861 / 867
页数:7
相关论文
共 19 条
  • [1] [Anonymous], 2015, INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2.0
  • [2] [Anonymous], 2010, 2010 INT EL DEV M SA
  • [3] [Anonymous], 2016, SENT TCAD US MAN VER
  • [4] Bhoir M, 2017, 2017 INT S VLSI TECH, P1, DOI [10.1109/VLSI-TSA.2017.7942462, DOI 10.1109/VLSI-TSA.2017.7942462]
  • [5] Carter R., 2016, IEDM, DOI 10.1109/IEDM.2016.7838029
  • [6] Cathelin Andreia, 2017, IEEE Solid-State Circuits Magazine, V9, P18, DOI 10.1109/MSSC.2017.2745738
  • [7] Esfeh BK, 2017, INT CONF ULTI INTEGR, P228, DOI 10.1109/ULIS.2017.7962569
  • [8] Analysis of self-heating effects in ultrathin-body SOI MOSFETs by device simulation
    Fiegna, Claudio
    Yang, Yang
    Sangiorgi, Enrico
    O'Neill, Anthony G.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) : 233 - 244
  • [9] Extraction of Isothermal Condition and Thermal Network in UTBB SOI MOSFETs
    Karim, M. A.
    Chauhan, Y. S.
    Venugopalan, S.
    Sachid, A. B.
    Lu, D. D.
    Nguyen, B. Y.
    Faynot, O.
    Niknejad, A. M.
    Hu, C.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2012, 33 (09) : 1306 - 1308
  • [10] Floating effective back-gate effect on the small-signal output conductance of SOI MOSFETs
    Kilchytska, V
    Levacq, D
    Lederer, D
    Raskin, JP
    Flandre, D
    [J]. IEEE ELECTRON DEVICE LETTERS, 2003, 24 (06) : 414 - 416