Computer architecture: Challenges and opportunities for the next decade

被引：13

作者：

Agerwala, T ^{[1
]}

Chatterjee, S ^{[1
]}

机构：

[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

IEEE MICRO | 2005年 / 25卷 / 03期

关键词：

D O I：

10.1109/MM.2005.45

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In an updated version of Agerwala's July 2004 keynote address at The International Symposium on Computer architecture, the authors urge the computer architecture community to devise innovative ways of delivering continuing improvement in system performance and price-performance, while simultaneously solving the power problem.

引用

页码：58 / 69

页数：12

共 23 条

[1]

Allen R., 2002, OPTIMIZING COMPILERS

[2]

ALMASI G, 2004, P SUP 2004

[3]

[Anonymous], 2003, 17 ANN INT C SUPERCO

[4] Parallel programming with Polaris [J].

Blume, W ;

Doallo, R ;

Eigenmann, R ;

Grout, J ;

Hoeflinger, J ;

Lawrence, T ;

Lee, J ;

Padua, D ;

Paek, Y ;

Pottenger, B ;

Rauchwerger, L ;

Tu, P .

COMPUTER, 1996, 29 (12) :78-&

[5]

BOSE P, 2001, COMPUTER ENG HDB

[6] Value-based clock gating and operation packing: Dynamic strategies for improving processor power and performance [J].

Brooks, D ;

Martonosi, M .

ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2000, 18 (02) :89-126

[7] Power-aware microarchitecture:: Design and modeling challenges for next-generation microprocessors [J].

Brooks, DM ;

Bose, P ;

Schuster, SE ;

Jacobson, H ;

Kudva, PN ;

Buyuktosunoglu, A ;

Wellman, JD ;

Zyuban, V ;

Gupta, M ;

Cook, PW .

IEEE MICRO, 2000, 20 (06) :26-44

[8]

BUYUKTOSUNOGLU A, 2001, POWER AWARE COMPUTIN

[9]

CARLSON WW, 1999, CCSTR99157 LAWR LIV

[10] DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].

DENNARD, RH ;

GAENSSLEN, FH ;

YU, HN ;

RIDEOUT, VL ;

BASSOUS, E ;

LEBLANC, AR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268

← 1 2 3 →