A novel power-efficient high-speed clock management unit using quantum-dot cellular automata

被引:16
作者
Abutaleb, M. M. [1 ]
机构
[1] Helwan Univ, Dept Elect Commun & Comp Engn, Cairo, Egypt
关键词
Quantum-dot cellular automata; Nanoelectronics; Nanosystem; Clockmanagement unit; Frequency synthesizer; Phase splitter; D-type flip-flops; D FLIP-FLOP; FREQUENCY-DIVIDERS; INHERENT CAPABILITIES; DESIGN; QCA; MEMORY; DISSIPATION; CIRCUITS; CMOS; IMPLEMENTATION;
D O I
10.1007/s11051-017-3810-1
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Quantum-dot cellular automata (QCA) is one of the most attractive alternatives for complementary metal-oxide semiconductor technology. The QCAwidely supports a new paradigm in the field of nanotechnology that has the potential for high density, low power, and high speed. The clock manager is an essential building block in the new microwave and radio frequency integrated circuits. This paper describes a novel QCA-based clock management unit (CMU) that provides innovative clocking capabilities. The proposed CMU is achieved by utilizing edge-triggered D-type flip-flops (D-FFs) in the design of frequency synthesizer and phase splitter. Edge-triggered D-FF structures proposed in this paper have the successful QCA implementation and simulation with the least complexity and power dissipation as compared to earlier structures. The frequency synthesizer is used to generate new clock frequencies from the reference clock frequency based on a combination of power-of-two frequency dividers. The phase splitter is integrated with the frequency synthesizer to generate four clock signals that are 90 degrees out of phase with each other. This paper demonstrates that the proposed QCA CMU structure has a superior performance. Furthermore, the proposed CMU is straightforwardly scalable due to the use of modular component architecture.
引用
收藏
页数:18
相关论文
共 39 条
[21]   Implementation of CMOS Low-power Integer-N Frequency Synthesizer for SOC Design [J].
Mandal, Debashis ;
Bhattacharyya, T. K. .
JOURNAL OF COMPUTERS, 2008, 3 (04) :31-38
[22]   Automatic cell placement for quantum-dot cellular automata [J].
Ravichandran, R ;
Lim, SK ;
Niemier, M .
INTEGRATION-THE VLSI JOURNAL, 2005, 38 (03) :541-548
[23]   DESIGN OF HIGH-SPEED, LOW-POWER FREQUENCY-DIVIDERS AND PHASE-LOCKED LOOPS IN DEEP-SUBMICRON CMOS [J].
RAZAVI, B ;
LEE, KF ;
YAN, RH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (02) :101-109
[24]   On the dynamics of regenerative frequency dividers [J].
Safarian, Aminghasem ;
Anand, Seema ;
Heydari, Payam .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (12) :1413-1417
[25]   Maximum frequency of operation of CMOS Static Frequency dividers: Theory and Design techniques [J].
Sengupta, Kaushik ;
Hashemi, Hossein .
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, :584-+
[26]   Applying inherent capabilities of quantum-dot cellular automata to design: D flip-flop case study [J].
Shamsabadi, Abbas Shahini ;
Ghahfarokhi, Behrouz Shahgholi ;
Zamanifar, Kamran ;
Movahedinia, Naser .
JOURNAL OF SYSTEMS ARCHITECTURE, 2009, 55 (03) :180-187
[27]   Designing efficient QCA logical circuits with power dissipation analysis [J].
Sheikhfaal, Shadi ;
Angizi, Shaahin ;
Sarmadi, Soheil ;
Moaiyeri, Mohammad Hossein ;
Sayedsalehi, Samira .
MICROELECTRONICS JOURNAL, 2015, 46 (06) :462-471
[28]  
Shu K, 2004, CMOS PLL SYNTHESIZER
[29]  
Srivastava S, 2011, IEEE INT SYMP CIRC S, P2377
[30]   Estimation of Upper Bound of Power Dissipation in QCA Circuits [J].
Srivastava, Saket ;
Sarkar, Sudeep ;
Bhanja, Sanjukta .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (01) :116-127