Substituting Transition Faults with Path Delay Faults as a Basic Delay Fault Model

被引:0
|
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
TEST-GENERATION; SELECTION; CIRCUITS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Comparing a single transition fault with a single path delay fault, targeting (i.e., simulating or generating a test for) a path delay fault is not more complex than targeting a transition fault. However, targeting a set of path delay faults is significantly more complex than targeting a set of transition faults when the goal is to consider the testable path delay faults that are associated with the longest paths. The reason is the large fraction of untestable path delay faults among these faults. This complication is removed if the requirement on the lengths of the paths is removed. In this case, it is possible to use path delay faults instead of transition faults as a basic delay fault model for better coverage of small delay defects. This paper studies the effects of using path delay faults as a basic delay fault model instead of transition faults.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Transition path delay faults: A new path delay fault model for small and large delay defects
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (01) : 98 - 107
  • [2] On double transition faults as a delay fault model
    Pomeranz, I
    Reddy, SM
    Patel, JH
    SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 282 - 287
  • [3] Path Selection for Transition Path Delay Faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 401 - 409
  • [4] Improving diagnostic resolution of delay faults using path delay fault model
    Majhi, AK
    Gronthoud, G
    Hora, C
    Lousberg, M
    Valer, P
    Eichenberger, S
    21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 345 - 350
  • [5] On estimation of fault efficiency for path delay faults
    Fukunaga, M
    Kajihara, S
    Takeoka, S
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 64 - 67
  • [6] A probabilistic model for path delay faults
    Wu, CW
    Su, CY
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 70 - 75
  • [7] Propagation delay fault: A new fault model to test delay faults
    Lin, Xijiang
    Rajski, Janusz
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 178 - 183
  • [8] On the Modeling of Gate Delay Faults by means of Transition Delay Faults
    Bernardi, P.
    Reorda, M. Sonza
    Bosio, A.
    Girard, P.
    Pravossoudovitch, S.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 226 - 232
  • [9] PARALLEL PATTERN FAULT SIMULATION OF PATH DELAY FAULTS
    SCHULZ, MH
    FINK, F
    FUCHS, K
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 357 - 363
  • [10] Segment delay faults: A new fault model
    Heragu, K
    Patel, JH
    Agrawal, VD
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 32 - 39