共 13 条
[2]
Scaling constraints in nanoelectronic random-access memories
[J].
NANOTECHNOLOGY,
2005, 16 (10)
:2251-2260
[3]
Chen Yi-Chou, 2003, IEDM, P905
[4]
Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory
[J].
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE,
2007,
:328-331
[5]
Huang J.-J., 2010, APPL PHYS LETT, V96
[8]
2-stack 1D-1R cross-point structure with oxide diodes as switch elements for high density resistance RAM applications
[J].
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2,
2007,
:771-+
[10]
Linn E, 2010, NAT MATER, V9, P403, DOI [10.1038/NMAT2748, 10.1038/nmat2748]