Impact of ultra low k dielectrics on RF-performance of inductors

被引:0
作者
Körner, H [1 ]
Büyüktas, K [1 ]
Eisener, B [1 ]
Liebmann, R [1 ]
Schulz, SE [1 ]
Seidel, U [1 ]
Simbürger, W [1 ]
Gessner, T [1 ]
机构
[1] Infineon Technol AG, D-81739 Munich, Germany
来源
ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004) | 2004年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low k and ultra low k dielectrics will be integrated in the lower metal levels of sub-100nm technology nodes in order to reduce RC delay. Several product applications require on chip inductors of high quality, which are typically integrated in the top levels of such multilevel metal schemes. This paper provides experimental and simulation results for the impact of SiO2 substitution by low-k dielectrics on the quality factor Q and the resonant frequency f(res) of inductors ranging from 1 to 20 nH. Substitution of SiO2 by low k in one or more levels has a beneficial impact on Q and f(res), which depends upon the k value, dielectric thickness, low k location, but also upon the inductor design and inductivity. In good agreement of experimental and simulation results, maximum improvements of 25% for f(res) and 16% for Q are found for the investigated inductor designs, if complete substitution of SiO2 by k = 2.2 dielectric in the lower levels is assumed.
引用
收藏
页码:143 / 149
页数:7
相关论文
共 50 条
[31]   Integration challenges of porous ultra low-k spin-on dielectrics [J].
Mosig, K ;
Jacobs, T ;
Brennan, K ;
Rasco, M ;
Wolf, J ;
Augur, R .
MICROELECTRONIC ENGINEERING, 2002, 64 (1-4) :11-24
[32]   Novel dual damascene platterning technology for ultra LOW-K dielectrics [J].
Yeh, CN ;
Lu, YC ;
Wu, TC ;
Lu, HH ;
Chen, CC ;
Tao, HJ ;
Liang, MS .
PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, :192-194
[33]   Reliability challenges accompanied with interconnect downscaling and ultra low-k dielectrics [J].
Hoofman, RJOM ;
Michelon, J ;
Bancken, PHL ;
Daamen, R ;
Verheijden, GJAM ;
Arnal, V ;
Hinsinger, O ;
Gosset, LG ;
Humbert, A ;
Besling, WFA ;
Goldberg, C ;
Fox, R ;
Michaelson, L ;
Guedj, C ;
Guillaumond, JF ;
Jousseaume, V ;
Arnaud, L ;
Gravesteijn, DJ ;
Torres, J ;
Passemard, G .
PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, :85-87
[34]   Computer simulation of fullerene-based ultra-low k dielectrics [J].
Hermann, H ;
Zagorodniy, K ;
Touzik, A ;
Taut, M ;
Seifert, G .
MICROELECTRONIC ENGINEERING, 2005, 82 (3-4) :387-392
[35]   Novel thin film polymer foaming technique for low and ultra low-k dielectrics [J].
Krause, B ;
Koops, GH ;
van der Vegt, NFA ;
Wessling, M ;
Wübbenhorst, M ;
van Turnhout, J .
ICSD '01: PROCEEDINGS OF THE 2001 IEEE 7TH INTERNATIONAL CONFERENCE ON SOLID DIELECTRICS, 2001, :187-190
[36]   Impact of Plasma Pretreatment and Pore Size on the Sealing of Ultra-Low-k Dielectrics by Self-Assembled Monolayers [J].
Sun, Yiting ;
Krishtab, Mikhail ;
Struyf, Herbert ;
Verdonck, Patrick ;
De Feyter, Steven ;
Baklanov, Mikhail R. ;
Armini, Silvia .
LANGMUIR, 2014, 30 (13) :3832-3844
[37]   Design of Multilayer On-chip Inductor with Low K-Dielectrics for RF applications [J].
Deevi, B. V. N. S. M. Nagesh. ;
Rao, N. Bheema .
2015 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2015,
[38]   Fin Field Effect Transistors Performance in Analog and RF for High-k Dielectrics [J].
Nirmal, D. ;
Kumar, P. Vijaya .
DEFENCE SCIENCE JOURNAL, 2011, 61 (03) :235-240
[39]   ULTRA LOW LOSS CERAMIC DIELECTRICS [J].
BUNAG, MM ;
KOENIG, JH .
JOURNAL OF THE AMERICAN CERAMIC SOCIETY, 1959, 42 (09) :442-447
[40]   Theoretical investigation of in situ k-restore processes for damaged ultra-low-k dielectrics [J].
Foerster, Anja ;
Wagner, Christian ;
Schuster, Jorg ;
Gemming, Sibylle .
MICROELECTRONIC ENGINEERING, 2016, 156 :121-125