\ Trace-Driven Optimization of Networks-on-Chip Configurations

被引:0
作者
Kahng, Andrew B. [1 ]
Lin, Bill [1 ]
Samadi, Kambiz [1 ]
Ramanujam, Rohit Sunkam [1 ]
机构
[1] Univ Calif San Diego, ECE Dept, La Jolla, CA 92093 USA
来源
PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE | 2010年
关键词
Networks-on-Chip; virtual channel; and greedy heuristics; ARCHITECTURE; DESIGN; POWER;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Networks-on-chip (NoCs) are becoming increasingly important in general-purpose and application-specific multi-core designs. Although uniform router configurations are appropriate for generalpurpose NoCs, router configurations for application-specific NoCs can be non-uniformly optimized to application-specific traffic characteristics. In this paper, we specifically consider the problem of virtual channel (VC) allocation in application-specific NoCs. Prior solutions to this problem have been average-rate driven. However, average-rate models are poor representations of real application traffic, and can lead to designs that are poorly matched to the application. We propose an alternate trace-driven paradigm in which configuration of NoCs is driven by application traces. We propose two simple greedy trace-driven VC allocation schemes. Compared to uniform allocation, we observe up to 51% reduction in the number of VCs under a given average packet latency constraint, or up to 74% reduction in average packet latency with same number of VCs. Our results suggest that average-rate driven methods cannot effectively select appropriate links for VC allocation because they fail to consider the impact of traffic bursts. As a case study, we compare our proposed approach with an existing average-rate driven method [ 9] and observe up to 35% reduction in the number of VCs for a given target latency.
引用
收藏
页码:437 / 442
页数:6
相关论文
共 28 条
  • [1] Al Faruque MA, 2008, DES AUT TEST EUROPE, P1080
  • [2] [Anonymous], 2005, SIGARCH Comput. Archit. News
  • [3] Bienia C, 2008, TR81108 PRINC U
  • [4] An interconnect channel design methodology for high performance integrated circuits
    Chandra, V
    Xu, A
    Schmit, H
    Pileggi, L
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1138 - 1143
  • [5] Dally W. J., 2004, Principles and Practices of Interconnection Networks
  • [6] THE TORUS ROUTING CHIP
    DALLY, WJ
    SEITZ, CL
    [J]. DISTRIBUTED COMPUTING, 1986, 1 (04) : 187 - 196
  • [7] Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
  • [8] De Micheli G., 2002, P DATE, P2
  • [9] A 5-GHz mesh interconnect for a teraflops processor
    Hoskote, Yatin
    Vangal, Sriram
    Singh, Arvind
    Borkar, Nitin
    Borkar, Shekhar
    [J]. IEEE MICRO, 2007, 27 (05) : 51 - 61
  • [10] System-level buffer allocation for application-specific networks-on-chip router design
    Hu, Jingcao
    Ogras, Umit Y.
    Marculescu, Radu
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (12) : 2919 - 2933