An Intrinsically Linear Wideband Polar Digital Power Amplifier

被引：33
作者：
Hashemi, Mohsen [1 ]
Shen, Yiyu [2 ]
Mehrpoo, Mohammadreza [3 ]
Alavi, Morteza S. [2 ]
de Vreede, Leo C. N. [4 ]
机构：
[1] Delft Univ Technol, ELCA Grp, Microelect, NL-2628CD Delft, Netherlands
[2] Delft Univ Technol, Elect Engn, NL-2628CD Delft, Netherlands
[3] Delft Univ Technol, Microelect, NL-2628CD Delft, Netherlands
[4] Delft Univ Technol, NL-2628CD Delft, Netherlands
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2017年 / 52卷 / 12期
关键词：
Class-E/F2; digital power amplifier (DPA); digital pre-distortion (DPD)-less; efficient; linear; multiphase RF clocking; nonlinear sizing; overdrive-voltage control; wideband; NM CMOS; TRANSMITTER; EFFICIENCY; DESIGN; MODULATOR; DAC; DBM;
D O I：
10.1109/JSSC.2017.2737647
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents an intrinsically linear wideband polar digital power amplifier (DPA) operating in semi class-E/F-2 mode. Without using any type of digital pre-distortion (DPD), the proposed architecture achieves high linearity by accurately controlling its AM-AM and AM-PM characteristic curves through nonlinear sizing, overdrive-voltage control, and multiphase RF clocking without compromising the achievable output power or efficiency. Measurement results of the fabricated prototype in 40-nm bulk CMOS show -46 and -40 dBc adjacent channel power ratio (ACPR) for 20- and 40-MHz orthogonal frequency-division multiplexing (OFDM) signals, respectively. The measured error vector magnitudes (EVM) are -36 dB and -33 dB, respectively. Measured results indicate a P-SAT, peak drain efficiency (DE), and power-added efficiency (PAE) of 14.6 dBm, 44%, and 26%, respectively, using a 0.5-V supply for the output stage at 2.2 GHz.
引用
收藏
页码：3312 / 3328
页数：17
相关论文
共 32 条
  • [21] Park J, 2017, ISSCC DIG TECH PAP I, P230, DOI 10.1109/ISSCC.2017.7870345
  • [22] An Incremental-Charge-Based Digital Transmitter With Built-in Filtering
    Paro Filho, Pedro Emiliano
    Ingels, Mark
    Wambacq, Piet
    Craninckx, Jan
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (12) : 3065 - 3076
  • [23] A 25 dBm Digitally Modulated CMOS Power Amplifier for WCDMA/EDGE/OFDM With Adaptive Digital Predistortion and Efficient Power Control
    Presti, Calogero D.
    Carrara, Francesco
    Scuderi, Antonino
    Asbeck, Peter M.
    Palmisano, Giuseppe
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (07) : 1883 - 1896
  • [24] Class-E, class-C, and class-F power amplifiers based upon a finite number of harmonics
    Raab, FH
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2001, 49 (08) : 1462 - 1468
  • [25] Razavi B., 2005, DESIGN ANALOG CMOS I
  • [26] CLASS-E - NEW CLASS OF HIGH-EFFICIENCY TUNED SINGLE-ENDED SWITCHING POWER AMPLIFIERS
    SOKAL, NO
    SOKAL, AD
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, SC10 (03) : 168 - 176
  • [27] All-digital PLL and transmitter for mobile phones
    Staszewski, RB
    Wallberg, JL
    Rezeq, S
    Hung, CM
    Eliezer, OE
    Vemulapalli, SK
    Fernando, C
    Maggio, K
    Staszewski, R
    Barton, N
    Lee, MC
    Cruise, P
    Entezari, M
    Muhammad, K
    Leipold, D
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) : 2469 - 2482
  • [28] A digital envelope modulator for a WLAN OFDM polar transmitter in 90 nm CMOS
    van Zeijl, Paul T. M.
    Collados, Manel
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (10) : 2204 - 2211
  • [29] Vorapipat V, 2017, ISSCC DIG TECH PAP I, P46, DOI 10.1109/ISSCC.2017.7870253
  • [30] Design Considerations for a Direct Digitally Modulated WLAN Transmitter With Integrated Phase Path and Dynamic Impedance Modulation
    Ye, Lu
    Chen, Jiashu
    Kong, Lingkai
    Alon, Elad
    Niknejad, Ali M.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (12) : 3160 - 3177
1234