A reconfigurable and adaptive routing method for fault-tolerant mesh-based networks-on-chip

被引:32
|
作者
Valinataj, Mojtaba [1 ]
Mohammadi, Siamak [1 ]
Plosila, Juha [2 ]
Liljeberg, Pasi [2 ]
Tenhunen, Hannu [2 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran 14395515, Iran
[2] Univ Turku, Dept Informat Technol, Turku 20014, Finland
关键词
Network-on-Chip; Fault tolerance; Routing algorithm; Reconfiguration; Congestion; ALGORITHM;
D O I
10.1016/j.aeue.2010.09.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High reliability against undesirable effects is one of the key objectives in the design of on-chip networks. This paper presents a very low cost fault-tolerant routing method to tolerate faulty links and routers in mesh-based Networks-on-Chip. This new algorithm can be dynamically reconfigured to support irregular topologies caused by faulty components in a mesh network. In addition, it is a distributed, adaptive and congestion-aware routing algorithm where only two virtual channels are used for both adaptiveness and fault-tolerance. The proposed routing method has a multi-level fault-tolerance capability and therefore it is capable to tolerate more faulty components in more complicated faulty situations with additional hardware costs. The network performance, fault-tolerance capability and hardware overhead are evaluated through appropriate simulations and syntheses. The experimental results show that the overall reliability of a Network-on-Chip is significantly enhanced against multiple component failures with only a small hardware overhead. (C) 2010 Elsevier GmbH. All rights reserved.
引用
收藏
页码:630 / 640
页数:11
相关论文
共 50 条
  • [1] Adaptive and Reconfigurable Fault-tolerant Routing Method for 2D Networks-on-Chip
    Bahrebar, Poona
    Stroobandt, Dirk
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [2] Fault-Tolerant Routing Methodology for Networks-on-Chip
    Savva, S.
    2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
  • [3] A Fault-Tolerant and Congestion-Aware Routing Algorithm for Networks-on-Chip
    Valinataj, Mojtaba
    Mohammadi, Siamak
    Plosila, Juha
    Liljeberg, Pasi
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 139 - 144
  • [4] Reconfigurable fault tolerant routing for networks-on-chip with logical hierarchy
    Schley, Gert
    Ahmed, Ibrahim
    Afzal, Muhammad
    Radetzki, Martin
    COMPUTERS & ELECTRICAL ENGINEERING, 2016, 51 : 195 - 206
  • [5] An Innovative Fault-Tolerant Method for 2-D Mesh-Based Network-on-Chip Routing
    Mohtashamzadeh, Mehdi
    Momeni, Ladan
    Rezazadeh, Arshin
    UKSIM FIFTH EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2011), 2011, : 339 - 343
  • [6] Fault-aware and Reconfigurable Routing Algorithms for Networks-on-Chip
    Valinataj, Mojtaba
    Mohammadi, Siamak
    Safari, Saeed
    IETE JOURNAL OF RESEARCH, 2011, 57 (03) : 215 - 223
  • [7] Double Stairs: A Fault-Tolerant Routing Algorithm for Networks-on-Chip
    Fakhrali, Saleh
    Zarandi, Hamid R.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (06)
  • [8] Low cost fault-tolerant routing algorithm for Networks-on-Chip
    Liu, Junxiu
    Harkin, Jim
    Li, Yuhua
    Maguire, Liam
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (06) : 358 - 372
  • [9] MUGEN: A High-Performance Fault-Tolerant Routing Algorithm for Unreliable Networks-on-Chip
    Charif, Amir
    Zergainoh, Nacer-Eddine
    Nicolaidis, Michael
    2015 IEEE 21ST INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2015, : 71 - 76
  • [10] A new Fault-tolerant and Congestion-aware Adaptive Routing Algorithm for Regular Networks-on-Chip
    Kia, Hamed S.
    Ababei, Cristinel
    2011 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2011, : 2465 - 2472