An FPGA-Based Energy-Efficient Reconfigurable Convolutional Neural Network Accelerator for Object Recognition Applications

被引：45
|
作者：
Li, Jixuan [1 ]
Un, Ka-Fai [1 ]
Yu, Wei-Han [1 ]
Mak, Pui-In [1 ]
Martins, Rui P. [1 ]
机构：
[1] Univ Macau, Fac Sci & Technol, State Key Lab Analog & Mixed Signal VLSI IME & DE, Macau, Peoples R China
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2021年 / 68卷 / 09期
关键词：
Frequency modulation; Kernel; Throughput; Parallel processing; Memory management; Field programmable gate arrays; Computational efficiency; Computation efficiency; convolutional neural network (CNN); FPGA; object recognition; reconfigurability; THROUGHPUT; CNN;
D O I：
10.1109/TCSII.2021.3095283
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The computational efficiency is the prime concern of a computation-intensive deep convolutional neural network (CNN). In this Brief, we report an FPGA-based computation-efficient reconfigurable CNN accelerator. It innovates in the utilization of a kernel partition technique to substantially reduce the repeated access to the input feature maps and the kernels. As a result, it balances the ability for parallel computing while consuming less system power. Experimental results prove that the proposed CNN accelerator achieves a peak throughput of 220.0 GOP/s with an energy efficiency of 22.9 GOPs/W at 151.4 frames/s for the AlexNet. It is also reconfigurable to process VGG-16 befitting complex object recognition.
引用
收藏
页码：3143 / 3147
页数：5
相关论文
共 50 条
  • [41] FPGA-based Accelerator for Deep Convolutional Neural Networks for the SPARK Environment
    Morcel, Raghid
    Ezzeddine, Mazen
    Akkary, Haitham
    2016 IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD), 2016, : 126 - 133
  • [42] FPGA-based Convolutional Neural Network Design and Implementation
    Yan, Ruitao
    Yi, Jianjun
    He, Jie
    Zhao, Yifan
    2023 3RD ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS TECHNOLOGY AND COMPUTER SCIENCE, ACCTCS, 2023, : 456 - 460
  • [43] Efficient FPGA-based Accelerator for Post-Processing in Object Detection
    Guo, Zibo
    Liu, Kai
    Liu, Wei
    Li, Shangrong
    2023 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, ICFPT, 2023, : 125 - 131
  • [44] Efficient Two-Stage Max-Pooling Engines for an FPGA-Based Convolutional Neural Network
    Hong, Eonpyo
    Choi, Kang-A
    Joo, Jhihoon
    ELECTRONICS, 2023, 12 (19)
  • [45] Designing efficient accelerator of depthwise separable convolutional neural network on FPGA
    Ding, Wei
    Huang, Zeyu
    Huang, Zunkai
    Tian, Li
    Wang, Hui
    Feng, Songlin
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 97 : 278 - 286
  • [46] Energy Efficient FPGA-Based Accelerator for Dynamic Sparse Transformer
    Li, Zuohao
    Lai, Yiwan
    Zhang, Hao
    2024 13TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, ICCCAS 2024, 2024, : 7 - 12
  • [47] An FPGA-Based Microinstruction Sequence Driven Spaceborne Convolution Neural Network Accelerator
    Guo Z.-B.
    Liu K.
    Hu H.-T.
    Li Y.-D.
    Qu Z.-X.
    Jisuanji Xuebao/Chinese Journal of Computers, 2022, 45 (10): : 2047 - 2064
  • [48] Convolutional Neural Network Accelerator with Reconfigurable Dataflow
    Oh, Myungwoo
    Lee, Chaeeun
    Lee, Sanghun
    Seo, Youngho
    Kim, Sunwoo
    Wang, Jooho
    Park, Chester Sungchung
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 42 - 43
  • [49] FFConv: An FPGA-based Accelerator for Fast Convolution Layers in Convolutional Neural Networks
    Ahmad, Afzal
    Pasha, Muhammad Adeel
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2020, 19 (02)
  • [50] Energy Efficient Biomolecular Simulations with FPGA-based Reconfigurable Computing
    Nallamuthu, Ananth
    Smith, Melissa C.
    Hampton, Scott
    Agarwal, Pratul K.
    Alam, Sadaf R.
    PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), 2010, : 83 - 84
12345