共 12 条
- [3] Duran C.A., 2007, P IEEE SEMI ADV SEM, P175
- [4] An improved process, metrology and methodology for shallow trench isolation etch [J]. 2004 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2004, : 93 - 97
- [5] SCANNING OPTICAL MICROSCOPY [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1990, 8 (06): : 1652 - 1656
- [6] High-Density Through Silicon Vias for 3-D LSIs [J]. PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 49 - 59
- [8] Marx D, 2009, IEEE IND APPLIC SOC, P31
- [10] Magnetically-enhanced capacitively-coupled plasma etching for 300 mm wafer-scale fabrication of Cu through-silicon-vias for 3D logic integration [J]. PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 53 - +