Backside Infrared Interferometric Patterned Wafer Thickness Sensing for Through-Silicon-Via (TSV) Etch Metrology

被引:12
作者
Teh, Weng Hong [1 ]
Marx, David [2 ]
Grant, David [2 ]
Dudley, Russ [2 ]
机构
[1] SEMATECH, Albany, NY 12203 USA
[2] Tamar Technol Inc, Newbury Pk, CA 91320 USA
基金
美国国家科学基金会;
关键词
Etch; metrology; through-silicon-via (TSV); FABRICATION; DEPTH;
D O I
10.1109/TSM.2010.2046657
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A quantitative metrology technique is required to provide quality control necessary for production-worthy through-silicon-via (TSV) etch. This paper reports on backside infrared interferometric wafer thickness sensing for highly repeatable, nondestructive, and high-throughput determination of TSV depth, unlimited by aspect ratio (AR). Selected etch depth measurements for 1-18 mu m critical dimension TSVs with AR up to 28: 1 are demonstrated with 3sigma measurement repeatability of less than 50 nm. On the 5 mu m x 25 mu m TSV etch process baseline on 300mm wafers, lot-to-lot, run-to-run, and within wafer etch depth variations have been quantified in a production-worthy fashion. This technique has found no appreciable depth differences between dense and isolated TSVs within run, and has identified improvements in run-to-run variability when using oxide conditioning wafers.
引用
收藏
页码:419 / 422
页数:4
相关论文
共 12 条
  • [1] Fabrication and characterization of robust through-silicon vias for silicon-carrier applications
    Andry, P. S.
    Tsang, C. K.
    Webb, B. C.
    Sprogis, E. J.
    Wright, S. L.
    Dang, B.
    Manzer, D. G.
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (06) : 571 - 581
  • [2] 3-DIMENSIONAL IMAGING BY SUB-NYQUIST SAMPLING OF WHITE-LIGHT INTERFEROGRAMS
    DEGROOT, P
    DECK, L
    [J]. OPTICS LETTERS, 1993, 18 (17) : 1462 - 1464
  • [3] Duran C.A., 2007, P IEEE SEMI ADV SEM, P175
  • [4] An improved process, metrology and methodology for shallow trench isolation etch
    Gaddam, S
    Baum, C
    [J]. 2004 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2004, : 93 - 97
  • [5] SCANNING OPTICAL MICROSCOPY
    KINO, GS
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1990, 8 (06): : 1652 - 1656
  • [6] High-Density Through Silicon Vias for 3-D LSIs
    Koyanagi, Mitsumasa
    Fukushima, Takafumi
    Tanaka, Tetsu
    [J]. PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 49 - 59
  • [7] REACTIVE ION ETCHING PROFILE AND DEPTH CHARACTERIZATION USING STATISTICAL AND NEURAL-NETWORK ANALYSIS OF LIGHT-SCATTERING DATA
    KRUKAR, R
    KORNBLIT, A
    CLARK, LA
    KRUSKAL, J
    LAMBERT, D
    REITMAN, EA
    GOTTSCHO, RA
    [J]. JOURNAL OF APPLIED PHYSICS, 1993, 74 (06) : 3698 - 3706
  • [8] Marx D, 2009, IEEE IND APPLIC SOC, P31
  • [9] Three-dimensional wafer stacking via Cu-Cu bonding integrated with 65-nm strained-Si/low-k CMOS technology
    Morrow, P. R.
    Park, C. -M.
    Ramanathan, S.
    Kobrinsky, M. J.
    Harmes, M.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2006, 27 (05) : 335 - 337
  • [10] Magnetically-enhanced capacitively-coupled plasma etching for 300 mm wafer-scale fabrication of Cu through-silicon-vias for 3D logic integration
    Teh, W. H.
    Caramto, R.
    Arkalgud, S.
    Saito, T.
    Maruyama, K.
    Maekawa, K.
    [J]. PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 53 - +