An Area-Efficient Temperature Compensated Sub-Threshold CMOS Voltage Reference

被引:0
作者
Kim, Hyojun [1 ]
Park, Jun-Eun [2 ]
Jeong, Deog-Kyoon [1 ]
机构
[1] Seoul Natl Univ, Seoul, South Korea
[2] Chungnam Natl Univ, Daejeon, South Korea
来源
2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020) | 2020年
关键词
voltage reference; PTAT; CTAT; CMOS; technology scaling;
D O I
10.1109/ISOCC50952.2020.9333020
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an area-efficient voltage reference that mitigates the shortcomings of technology scaling. The proposed voltage reference offers temperature coefficient of 34 ppm/degrees C, line sensitivity of 2.88 %/V, with peak-to-peak process variation of 43 mV. The voltage reference operates in supply range from 0.7 V to 1.1 V. By exploiting the minimum possible gate length, it can be implemented in compact area of 0.00016 mm(2).
引用
收藏
页码:153 / 154
页数:2
相关论文
共 50 条
[41]   A CMOS threshold voltage reference source for very-low-voltage applications [J].
Ferreira, Luis H. C. ;
Pimenta, Tales C. ;
Moreno, Robson L. .
MICROELECTRONICS JOURNAL, 2008, 39 (12) :1867-1873
[42]   Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS [J].
Narendra, S ;
Vivek, N ;
Borkar, S ;
Antoniadis, D ;
Chandrakasan, A .
ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, :19-23
[43]   Mutual Compensation of Threshold Voltage and Thermal Voltage Temperature Effects with Applications in Voltage Reference Generator [J].
Wu, Jiangxu ;
Hu, Jianguo ;
Duan, Zhikui .
PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON ELECTRONIC INDUSTRY AND AUTOMATION (EIA 2017), 2017, 145 :331-336
[44]   A temperature-compensated bandgap voltage reference circuit for high precision applications [J].
Paul, R ;
Patra, A .
PROCEEDINGS OF THE IEEE INDICON 2004, 2004, :553-556
[45]   A high precision logarithmic-curvature compensated all CMOS voltage reference [J].
Tayebeh Ghanavati Nejad ;
Ebrahim Farshidi ;
Henrik Sjöland ;
Abdolnabi Kosarian .
Analog Integrated Circuits and Signal Processing, 2019, 99 :383-392
[46]   A high precision logarithmic-curvature compensated all CMOS voltage reference [J].
Ghanavati Nejad, Tayebeh ;
Farshidi, Ebrahim ;
Sjoland, Henrik ;
Kosarian, Abdolnabi .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) :383-392
[47]   A Sub-threshold Voltage Ladder Rectifier for Orthogonal Current-reuse Neural Amplifier [J].
Lee, Changhyuk ;
Johnson, Ben ;
Molnar, Alyosha .
2013 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2013, :358-361
[48]   An Area-Efficient 0.13-μm CMOS Multiband WCDMA/HSDPA Receiver [J].
Moon, Hyunwon ;
Han, Juyoung ;
Choi, Seung-Il ;
Keum, Dongjin ;
Park, Byeong-Ha .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2010, 58 (05) :1447-1455
[49]   Feedback Driven Temperature and Supply Compensated Sub-0.5 V Reference Generator [J].
Singh, Rohit ;
Singh, Amit Kumar ;
Singhal, Sonal .
2014 9TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2014, :504-509
[50]   A 0.7-V, 8.9-compact temperature-compensated CMOS subthreshold voltage reference with high reliability [J].
Huang, Sen ;
Diao, Shengxi ;
Lin, Fujiang .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 91 (01) :53-61