An Area-Efficient Temperature Compensated Sub-Threshold CMOS Voltage Reference

被引：0
|
作者：
Kim, Hyojun [1 ]
Park, Jun-Eun [2 ]
Jeong, Deog-Kyoon [1 ]
机构：
[1] Seoul Natl Univ, Seoul, South Korea
[2] Chungnam Natl Univ, Daejeon, South Korea
来源：
2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020) | 2020年
关键词：
voltage reference; PTAT; CTAT; CMOS; technology scaling;
D O I：
10.1109/ISOCC50952.2020.9333020
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents an area-efficient voltage reference that mitigates the shortcomings of technology scaling. The proposed voltage reference offers temperature coefficient of 34 ppm/degrees C, line sensitivity of 2.88 %/V, with peak-to-peak process variation of 43 mV. The voltage reference operates in supply range from 0.7 V to 1.1 V. By exploiting the minimum possible gate length, it can be implemented in compact area of 0.00016 mm(2).
引用
收藏
页码：153 / 154
页数：2
相关论文
共 50 条
  • [1] Design of Area efficient and Low Power Bandgap Voltage Reference using Sub-threshold MOS Transistors
    Khot, Prashant
    Shettar, Rajashekhar B.
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [2] A sub-1V nanopower temperature-compensated sub-threshold CMOS voltage reference with 0.065%/V line sensitivity
    Magnelli, Luca
    Crupi, Felice
    Corsonello, Pasquale
    Iannaccone, Giuseppe
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (04) : 421 - 426
  • [3] Pico Watt sub-threshold CMOS voltage reference circuit
    Sahafi, A.
    Sobhi, J.
    Koozekanani, Z. D.
    IEICE ELECTRONICS EXPRESS, 2013, 10 (04):
  • [4] A CMOS Self-Biased 6.8 ppm/°C Area-Efficient Subthreshold Voltage Reference
    Amiri, Hamideh
    Jalali, Mohsen
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1341 - 1345
  • [5] 20nA Sub-threshold biased CMOS Reference Current Source
    Yadav, Chetali
    Prasad, Sunita
    2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
  • [6] A picopower temperature-compensated, subthreshold CMOS voltage reference
    Albano, Domenico
    Crupi, Felice
    Cucchi, Francesca
    Iannaccone, Giuseppe
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (12) : 1306 - 1318
  • [7] 3.48-nW 58.4 ppm/°C Sub-threshold CMOS Voltage Reference with Four Transistors and Two Resistors
    Rasekhi, Mohammadreza
    Ebrahimi, Emad
    Aminzadeh, Hamed
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (07)
  • [8] The Design of Sub-threshold Reference Circuit Using Resistor Temperature Compensation
    Cai, Xiaowei
    Luo, Li
    Li, Zheying
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 548 - +
  • [9] An Area-Efficient, Low-Power CMOS Fractional Bandgap Reference
    Appuhamylage, Indika U. K. Bogoda
    Okura, Shunsuke
    Ido, Toru
    Taniguchi, Kenji
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (06) : 960 - 967
  • [10] A Two-Stage Sub-Threshold Voltage Reference Generator Using Body Bias Curvature Compensation for Improved Temperature Coefficient
    Azimi, Mohammad
    Habibi, Mehdi
    Crovetti, Paolo
    ELECTRONICS, 2024, 13 (07)
12345