A direct bootstrapped CMOS large capacitive-load driver circuit

被引：25
|
作者：
García, JC [1 ]
Montiel-Nelson, JA [1 ]
Sosa, J [1 ]
Navarro, H [1 ]
机构：
[1] Univ Las Palmas Gran Canaria, Dept Elect Engn & Automat, Inst Appl Microelect, E-35017 Las Palmas Gran Canaria, Spain
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/DATE.2004.1268928
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new 2.5V CMOS large capacitive-load driver circuit, using a direct bootstrap technique, for low-voltage CMOS VLSI digital design is presented. The proposed driver circuit exhibits a high speed and low power consumption to drive large capacitive loads. We compare our driver structure with the direct bootstrap circuit [1] in terms of the product of three metrics, active area, propagation time delay and power consumption. Results demonstrate the superior performance of the proposed driver circuit.
引用
收藏
页码：680 / 681
页数：2
相关论文
共 50 条
  • [1] A 1.5-V full-swing bootstrapped CMOS large capacitive-load driver circuit suitable for low-voltage CMOS VLSI
    Lou, JH
    Kuo, JB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (01) : 119 - 121
  • [2] Sub-1V CMOS large capacitive-load driver circuit using direct bootstrap technique for low-voltage CMOS VLSI
    Chen, PC
    Kuo, JB
    ELECTRONICS LETTERS, 2002, 38 (06) : 265 - 266
  • [3] High speed low gate leakage large capacitive-load driver circuits for low-voltage CMOS
    Kheradmand-Boroujeni, B
    Seyyedi, A
    Afzali-Kusha, A
    17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2005, : 30 - 35
  • [4] Energy Efficient Bootstrapped CMOS Large RC-Load Driver Circuit for Ultra Low-Voltage VLSI
    Lu, Chien-Yu
    Chuang, Ching-Te
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 70 - 73
  • [5] Bootstrapped Adiabatic Complementary Pass-Transistor Logic Driver Circuit for Large Capacitive Load and Low-Energy Applications
    Garcia, Jose C.
    Montiel-Nelson, Juan A.
    Sosa, J.
    Navarro, Hector
    Nooshabadi, Saeid
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 196 - +
  • [6] An output node split CMOS logic for high-performance and large capacitive-load driving scenarios
    Rafiee, M.
    Ghaznavi-Ghoushchi, M. B.
    MICROELECTRONICS JOURNAL, 2018, 72 : 109 - 119
  • [7] Enhanced bootstrapped CMOS driver for large RC-load and ultra-low voltage VLSI
    Kim, Hyeon-Jun
    Kim, Jong-Woo
    Kong, Bai-Sun
    IEICE ELECTRONICS EXPRESS, 2012, 9 (14): : 1208 - 1213
  • [8] Design of Low Leakage PVT Variations Aware CMOS Bootstrapped Driver Circuit
    Sharma, Vijay Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (09)
  • [9] A high-speed direct bootstrapped CMOS schmitt trigger circuit
    Dejhan, K
    Tooprakai, P
    Rerkmaneewan, T
    Soonyeekan, C
    2004 IEEE International Conference on Semiconductor Electronics, Proceedings, 2004, : 68 - 71
  • [10] Body-Biased Subthreshold Bootstrapped CMOS Driver
    Karthikeyan, A.
    Mallick, P. S.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (03)
12345