Impactful study of dual work function, underlap and hetero gate dielectric on TFET with different drain doping profile for high frequency performance estimation and optimization

被引:43
作者
Yadav, Dharmendra Singh [1 ]
Sharma, Dheeraj [1 ]
Raad, Bhagwan Ram [1 ]
Bajaj, Varun [1 ]
机构
[1] PDPM Indian Inst Informat Technol Design & Mfg, Elect & Commun Engn Discipline, Nanoscale Devices Circuit & Syst Design Lab, Jabalpur 482005, India
关键词
Band to band tunneling; Dual material gate; Source pocket; Gate underlap; Hetero gate dielectric; MODEL; FETS;
D O I
10.1016/j.spmi.2016.04.027
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
This manuscript presents a comparative study of different combination for the dual workfunction gate material, underlap and hetero gate dielectric tunnel field-effect transistors (TFET's). Their performances have been analyzed in terms of ON-state current, ambipolar behaviour and RF response along with different drain doping profile. For this, the Dual work function of gate provides enhancement in ON-state current by reducing the tunnel barrier width at source/channel interface. Whereas, the underlap of gate is done near to the drain region, helps in reduction of ambipolar conduction by creating deficiency of hole for the conduction, which is major hurdle for TFET. Further, the combinations of the dual workfunction and underlap give combine advantages of both such as improve ON state current and suppressed ambipolar current. Apart from this, the combination of hetero gate dielectric dual workfunction under lapping leads to superior device performance in terms of ON-state current and ambipolar behaviour. The use of hetero gate dielectric and Gaussian doping profile with gate underlap reduces the gate to drain capacitance that also improves the RF parameters of the device. (C) 2016 Elsevier Ltd. All rights reserved.
引用
收藏
页码:36 / 46
页数:11
相关论文
共 15 条
[1]   Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain [J].
Abdi, Dawit B. ;
Kumar, M. Jagadesh .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (06) :187-190
[2]   Quasi-Static Compact Model for Coupling Between Aligned Contacts on Finite Substrates With Insulating or Conducting Backplanes [J].
Badami, Komail M. H. ;
Karmalkar, Shreepad .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (06) :858-867
[3]   An analytical fringe capacitance model for interconnects using conformal mapping [J].
Bansal, Aditya ;
Paul, Bipul C. ;
Roy, Kaushik .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (12) :2765-2774
[4]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[5]   Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec [J].
Choi, Woo Young ;
Park, Byung-Gook ;
Lee, Jong Duk ;
Liu, Tsu-Jae King .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) :743-745
[6]   Hetero-Gate-Dielectric Tunneling Field-Effect Transistors [J].
Choi, Woo Young ;
Lee, Woojun .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) :2317-2319
[7]   An analysis on the ambipolar current in Si double-gate tunnel FETs [J].
Hraziia ;
Vladimirescu, Andrei ;
Amara, Amara ;
Anghel, Costin .
SOLID-STATE ELECTRONICS, 2012, 70 :67-72
[8]   High-mobility low band-to-band-tunneling strained-germanium double-gate heterostructure FETs: Simulations [J].
Krishnamohan, T ;
Kim, D ;
Nguyen, CD ;
Jungemann, C ;
Nishi, Y ;
Saraswat, KC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) :1000-1009
[9]  
Sakurai T, 2004, IEICE T ELECTRON, VE87C, P429
[10]   Impact of Strain on Drain Current and Threshold Voltage of Nanoscale Double Gate Tunnel Field Effect Transistor: Theoretical Investigation and Analysis [J].
Saurabh, Sneh ;
Kumar, M. Jagadesh .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (06)