Minimization of crosstalk noise, delay and power using a modified bus invert technique

被引：16

作者：

Lampropoulos, M ^{[1
]}

Al-Hashimi, BM ^{[1
]}

Rosinger, P ^{[1
]}

机构：

[1] Univ Southampton, Sch ECS, Southampton SO9 5NH, Hants, England

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/DATE.2004.1269094

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Previously reported bus encoding approaches reduce crosstalk delay but they ignore the effects of inductive coupling between the bus lines, i.e. crosstalk noise. Aiming to solve this issue, this paper presents a modified bus-invert technique which minimizes crosstalk noise, as well as delay and power at the expense of a small area overhead.

引用

页码：1372 / 1373

页数：2

共 50 条

[21] Minimization of area and power of OMOS combinational circuits using a modified simulated annealing technique
Yuan, F
Aniebi, S
WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XVII, PROCEEDINGS: CYBERNETICS AND INFORMATICS: CONCEPTS AND APPLICATIONS (PT II), 2001, : 499 - 504
[22] Low power system on chip bus encoding scheme with crosstalk noise reduction capability
Khan, Z
Arslan, T
Erdogan, AT
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (02): : 101 - 108
[23] Simultaneous switching noise minimization technique using dual layer power line mutual inductors
Lee, Y
Choi, J
Moon, G
Kim, J
VLSI DESIGN, 2001, 12 (03) : 449 - 455
[24] On optimizing power and crosstalk for bus coupling capacitance using genetic algorithms
Naroska, E
Ruan, SJ
Lai, FP
Schwiegelshohn, U
Liu, LC
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 277 - 280
[25] Delay and power minimization in VLSI interconnects with spatio-temporal bus-encoding scheme
Sainarayanan, K. S.
Raghunandan, C.
Srinivas, M. B.
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 401 - +
[26] Data Encoding Technique for Crosstalk Delay Reduction on Fault Tolerant Data-Bus in DSM Technology
Sathish, A.
Latha, M. Madhavi
Kishor, K. Lal
INTERNATIONAL CONFERENCE ON MODELLING OPTIMIZATION AND COMPUTING, 2012, 38 : 2967 - 2972
[27] A low power crosstalk-free bus encoding using genetic algorithm
Vinh, Truong Quang
Kim, Young-Chul
2008 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2008, : 69 - 73
[28] Crosstalk-noise-aware bus coding with low-power ground-gated repeaters
Jiao, Hailong
Wang, Rui
He, Yifan
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (02) : 280 - 289
[29] Software Test Case Minimization Using Modified Firefly Technique
Sobuj, Md Shazzad Ali
Rizwan, Syed
Akhond, Mostafijur Rahman
PROCEEDINGS OF NINTH INTERNATIONAL CONGRESS ON INFORMATION AND COMMUNICATION TECHNOLOGY, ICICT 2024, VOL 3, 2024, 1013 : 515 - 525
[30] Synchronous VME64x Block Transfers with Bus-Invert Coding For Low Noise, Low Power Performance
Aloisio, Alberto
Branchini, Paolo
IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 132 - +

← 1 2 3 4 5 →