Vertical Silicon Nanowire Gate-All-Around Field Effect Transistor Based Nanoscale CMOS

被引：33

作者：

Maheshwaram, Satish ^{[1
]}

Manhas, S. K. ^{[1
]}

Kaushal, Gaurav ^{[1
]}

Anand, Bulusu ^{[1
]}

Singh, Navab ^{[2
]}

机构：

[1] Indian Inst Technol Roorkee, Dept Elect & Comp Engn, Roorkee 247667, Uttar Pradesh, India

[2] ASTAR, Inst Microelect, Singapore 117685, Singapore

来源：

IEEE ELECTRON DEVICE LETTERS | 2011年 / 32卷 / 08期

关键词：

Nanowire (NW) metal-oxide-semiconductor field-effect transistor (MOSFET); power; scaling; vertical complementary metal-oxide-semiconductor (CMOS); MOSFETS;

D O I：

10.1109/LED.2011.2157076

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this letter, we investigate a novel vertical silicon nanowire-based (NW) complementary metal-oxide-semiconductor (CMOS) technology for logic applications. The performance and the behavior of two-and single-wire CMOS inverters are simulated and analyzed. We show that vertical NW based CMOS offers a reduction of up to 50% in layout area, along with delay reductions of 50% (two wire) and 30% (single wire) compared with fin-shaped field effect transistor (FinFET) technology. The results show that vertical NW CMOS technology has a very high potential for ultralow-power applications with a power saving of up to 75% and offers an excellent overall performance for deca-nanoscale CMOS.

引用

页码：1011 / 1013

页数：3

共 10 条

[1] Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's [J].

Auth, CP ;

Plummer, JD .

IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) :74-76

[2] Migrating from Planar to FinFET for Further CMOS Scaling: SOI or Bulk? [J].

Chiarella, T. ;

Witters, L. ;

Mercha, A. ;

Kerner, C. ;

Dittrich, R. ;

Rakowski, M. ;

Ortolland, C. ;

Ragnarsson, L-A. ;

Parvais, B. ;

De Keersgieter, A. ;

Kubicek, S. ;

Redolfi, A. ;

Rooyackers, R. ;

Vrancken, C. ;

Brus, S. ;

Lauwers, A. ;

Absil, P. ;

Biesemans, S. ;

Hoffmann, T. .

2009 PROCEEDINGS OF ESSCIRC, 2009, :85-88

[3]

HOFFMANN T, 2006, IEDM, P269

[4] Nickel Salicided Source/Drain Extensions for Performance Improvement in Ultrascaled (Sub 10 nm) Si-Nanowire Transistors [J].

Jiang, Y. ;

Liow, T. Y. ;

Singh, Navab ;

Tan, L. H. ;

Lo, Guo Qiang ;

Chan, Daniel S. H. ;

Kwong, Dim Lee .

IEEE ELECTRON DEVICE LETTERS, 2009, 30 (02) :195-197

[5]

Maheshwaram S, 2010, PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), P1219, DOI 10.1109/APCCAS.2010.5775005

[6] CMOS inverter based on gate-all-around silicon-nanowire MOSFETs fabricated using top-down approach [J].

Rustagi, S. C. ;

Singh, N. ;

Fang, W. W. ;

Buddharaju, K. D. ;

Ornampuliyur, S. R. ;

Teo, S. H. G. ;

Tung, C. H. ;

Lo, G. Q. ;

Balasubramanian, N. ;

Kwong, D. L. .

IEEE ELECTRON DEVICE LETTERS, 2007, 28 (11) :1021-1024

[7] A SIMPLE MOSFET MODEL FOR CIRCUIT ANALYSIS [J].

SAKURAI, T ;

NEWTON, AR .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (04) :887-894

[8]

*SYN INC, SENT TCAD VER 2009 0

[9] Vertical silicon-nanowire formation and gate-all-around MOSFET [J].

Yang, B. ;

Buddharaju, K. D. ;

Teo, S. H. G. ;

Singh, N. ;

Lo, G. Q. ;

Kwong, D. L. .

IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) :791-794

[10]

Yeo K.H., 2006, IEDM, P539

← 1 →