Optimized Algorithms and Architectures for Montgomery Multiplication for Post-quantum Cryptography

被引:9
作者
El Khatib, Rami [1 ]
Azarderakhsh, Reza [1 ]
Mozaffari-Kermani, Mehran [2 ]
机构
[1] Florida Atlantic Univ, Boca Raton, FL 33431 USA
[2] Univ S Florida, Tampa, FL 33620 USA
来源
CRYPTOLOGY AND NETWORK SECURITY (CANS 2019) | 2019年 / 11829卷
关键词
Hardware architectures; Isogeny-based cryptosystems; Montgomery multiplication; Post-quantum cryptography; PROCESSOR;
D O I
10.1007/978-3-030-31578-8_5
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Finite field multiplication plays the main role determining the efficiency of public key cryptography systems based on RSA and elliptic curve cryptography (ECC). Most recently, quantum-safe cryptographic systems are proposed based on supersingular isogenies on elliptic curves which require large integer multiplications over extended prime fields. In this work, we present two Montgomery multiplication architectures for special primes used in a post-quantum cryptography system known as supersingular isogeny key encapsulation (SIKE). We optimize two existing Montgomery multiplication algorithms and develop areaefficient and time-efficient Montgomery multiplication architectures for hardware implementations of post-quantum cryptography. Our proposed time-efficient architecture is 32% to 42% faster than the leading one (depending on the prime size) available in the literature which has been used in original SIKE submission to the NIST standardization process. The area-efficient architecture is 42% to 50% smaller than the counterparts and is about 3% to 11% faster depending on the NIST security level.
引用
收藏
页码:83 / 98
页数:16
相关论文
共 23 条
[1]   Fast and Flexible Hardware Support for ECC Over Multiple Standard Prime Fields [J].
Alrimeih, Hamad ;
Rakhmatov, Daler .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) :2661-2674
[2]   High-radix montgomery modular exponentiation on reconfigurable hardware [J].
Blum, T ;
Paar, C .
IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (07) :759-764
[3]   A high-performance elliptic curve cryptographic processor for general curves over GF(p) based on a systolic arithmetic unit [J].
Chen, Gang ;
Bai, Guoqiang ;
Chen, Hongyi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (05) :412-416
[4]  
Chen L., 2016, 8105 NIST TR
[5]  
DUSSE SR, 1991, LECT NOTES COMPUT SC, V473, P230
[6]   A public-key cryptographic processor for RSA and ECC [J].
Eberle, H ;
Gura, N ;
Shantz, SLC ;
Gupta, V ;
Rarick, L ;
Sundaran, S .
15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2004, :98-110
[7]   Parallel crypto-devices for GF(p) elliptic curve multiplication resistant against side channel attacks [J].
Ghosh, Santosh ;
Alam, Monjur ;
Chowdhury, Dipanwita Roy ;
Sen Gupta, Indranil .
COMPUTERS & ELECTRICAL ENGINEERING, 2009, 35 (02) :329-338
[8]  
Jao D., 2017, SUPERSINGULAR UNPUB
[9]  
Jao D., 2019, NIST PQC Round 2 Submission
[10]   Towards Quantum-Resistant Cryptosystems from Supersingular Elliptic Curve Isogenies [J].
Jao, David ;
De Feo, Luca .
POST-QUANTUM CRYPTOGRAPHY, 2011, 7071 :19-+