Synthesis of High-Speed Finite State Machines in FPGAs by State Splitting

被引：6

作者：

Salauyou, Valery ^{[1
]}

机构：

[1] Bialystok Tech Univ, Fac Comp Sci, Bialystok, Poland

来源：

COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL MANAGEMENT, CISIM 2016 | 2016年 / 9842卷

关键词：

Synthesis; Finite state machine; High-speed; High performance; State splitting; Field programmable gate array; Look up table;

D O I：

10.1007/978-3-319-45378-1_64

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A synthesis method of high-speed finite state machines (FSMs) in field programmable gate arrays (FPGAs) based on LUT (Look Up Table) by internal state splitting is offered. The method can be easily included in designing the flow of digital systems in FPGA. Estimations of the number of LUT levels are presented for an implementation of FSM transition functions in the case of sequential and parallel decomposition. Split algorithms of FSM internal states for the synthesis of high-speed FSMs are described. The experimental results showed a high efficiency of the offered method. FSM performance increases by 1.52 times on occasion. In conclusion, the experimental results were considered, and prospective directions for designing high-speed FSMs are specified.

引用

页码：741 / 751

页数：11