Systematic electrical characteristics of ideal rectangular cross section Si-Fin channel double-gate MOSFETs fabricated by a wet process

被引:26
作者
Liu, YX
Ishii, K
Tsutsumi, T
Masahara, M
Sekigawa, T
Sakamoto, K
Takashima, H
Yamauchi, H
Suzuki, E
机构
[1] AIST, Tsukuba, Ibaraki 3058568, Japan
[2] Meiji Univ, Dept Sci & Technol, Kanagawa 2148571, Japan
关键词
double-gate MOSFET; FinFET; Fin-type double-gate MOSFET (FXMOSFET); orientation-dependent etching; short-channel effects; XMOS; (110)-oriented SOI; THRESHOLD-VOLTAGE; SOI MOSFET; TRANSISTOR;
D O I
10.1109/TNANO.2003.820798
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The electrical characteristics of ideal rectangular cross section Si-Fin channel double-gate MOSFETs (FXMOSFETs) fabricated by a wet process have experimentally and systematically been investigated. The almost ideal S-slope of 64 mV/decade was obtained for the fabricated 20 nm Si-Fin and 125 nm gate-length FXMOSFET. This excellent subthreshold characteristic shows that the quality of the rectangular Si-Fin channel with (111)-oriented sidewall is good enough to realize high-performance FXMOSFETs. The current and transconductance multiplication accurately proportional to a number of 30 nm Si-Fin channels was confirmed in the fabricated multi-fin FXMOSFETs. The systematic investigation of the electrical characteristics of the fabricated FXMOSFETs in the 20-110-nm Si-Fin and 2.3-5.2-nm gate oxide regimes reveals that short-channel effects can be effectively suppressed by reducing the Si-Fin thickness to 20 nm or less. The developed processes are quite attractive for fabrication of ultranarrow Si-Fin channel double-gate MOSFETs.
引用
收藏
页码:198 / 204
页数:7
相关论文
共 37 条
  • [1] [Anonymous], IEDM DEC
  • [2] A simple model for threshold voltage of surrounding-gate MOSFET's
    Auth, CP
    Plummer, JD
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (11) : 2381 - 2383
  • [3] DOUBLE-GATE SILICON-ON-INSULATOR TRANSISTOR WITH VOLUME INVERSION - A NEW DEVICE WITH GREATLY ENHANCED PERFORMANCE
    BALESTRA, F
    CRISTOLOVEANU, S
    BENACHIR, M
    BRINI, J
    ELEWA, T
    [J]. IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) : 410 - 412
  • [4] Choi Yang-Kyu., 2001, IEDM, P421, DOI 10.1109/IEDM.2001.979526
  • [5] Choi YK, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P259, DOI 10.1109/IEDM.2002.1175827
  • [6] Colinge J. P., 1990, International Electron Devices Meeting 1990. Technical Digest (Cat. No.90CH2865-4), P595, DOI 10.1109/IEDM.1990.237128
  • [7] Frank D. J., 1992, International Electron Devices Meeting 1992. Technical Digest (Cat. No.92CH3211-0), P553, DOI 10.1109/IEDM.1992.307422
  • [8] A folded-channel MOSFET for deep-sub-tenth micron era
    Hisamoto, D
    Lee, WC
    Kedzierski, J
    Anderson, E
    Takeuchi, H
    Asano, K
    King, TJ
    Bokor, J
    Hu, CM
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 1032 - 1034
  • [9] Hisamoto D., INT EL DEV M TECH DI, P833, DOI 10.1109/IEDM.1989.74182
  • [10] Huang X., 1999, IEDM, P67, DOI DOI 10.1109/IEDM.1999.823848