Zinc oxide and indium-gallium-zinc-oxide bi-layer synaptic device with highly linear long-term potentiation and depression characteristics

被引:35
作者
Choi, Hyun-Woong [1 ]
Song, Ki-Woo [1 ]
Kim, Seong-Hyun [1 ]
Nguyen, Kim Thanh [1 ]
Eadi, Sunil Babu [1 ]
Kwon, Hyuk-Min [2 ]
Lee, Hi-Deok [1 ]
机构
[1] Chungnam Natl Univ, Dept Elect Engn, 99 Daehak Ro, Daejeon, South Korea
[2] Korea Polytech Coll, Dept Semicond Proc Equipment, Semicond Convergence Campus,41-12 Songwon Gil, Anseong, Kyunggi Do, South Korea
基金
新加坡国家研究基金会;
关键词
RESISTIVE SWITCHING MEMORY; LOW-POWER; FILMS; MEMRISTOR; SYNAPSES;
D O I
10.1038/s41598-022-05150-w
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
The electrical properties, resistive switching behavior, and long-term potentiation/depression (LTP/LTD) in a single indium-gallium-zinc-oxide (IGZO) and bi-layer IGZO/ZnO (ZnO: zinc oxide) memristors were investigated for synapse application. The use of the oxide bi-layer memristors, in particular, improved electrical properties such as stability, memristor reliability, and an increase in synaptic weight states. The set voltage of bi-layer IGZO/ZnO memristors was 0.9 V, and the reset voltage was around - 0.7 V, resulting in a low-operating voltage for neuromorphic systems. The oxygen vacancies in the X-ray photoelectron spectroscopy analysis played a role in the modulation of the high-resistance state (HRS) (oxygen-deficient) and the low-resistance state (oxygen-rich) region. The V-RESET of the bi-layer IGZO/ZnO memristors was lower than that of a single IGZO, which implied that oxygen-vacancy filaments could be easily ruptured due to the higher oxygen vacancy peak HRS layer. The nonlinearity of the LTP and LTD characteristics in a bi-layer IGZO/ZnO memristor was 6.77% and 11.49%, respectively, compared to those of 20.03% and 51.1% in a single IGZO memristor, respectively. Therefore, the extra ZnO layer in the bi-layer memristor with IGZO was potentially significant and essential to achieve a small set voltage and a reset voltage, and the switching behavior to form the conductive path.
引用
收藏
页数:10
相关论文
共 49 条
[1]  
[Anonymous], 1949, The Organisation of Behaviour
[2]   High-Density and Near-Linear Synaptic Device Based on a Reconfigurable Gated Schottky Diode [J].
Bae, Jong-Ho ;
Lim, Suhwan ;
Park, Byung-Gook ;
Lee, Jong-Ho .
IEEE ELECTRON DEVICE LETTERS, 2017, 38 (08) :1153-1156
[3]   Reproducible switching effect in thin oxide films for memory applications [J].
Beck, A ;
Bednorz, JG ;
Gerber, C ;
Rossel, C ;
Widmer, D .
APPLIED PHYSICS LETTERS, 2000, 77 (01) :139-141
[4]   Neuromorphic computing using non-volatile memory [J].
Burr, Geoffrey W. ;
Shelby, Robert M. ;
Sebastian, Abu ;
Kim, Sangbum ;
Kim, Seyoung ;
Sidler, Severin ;
Virwani, Kumar ;
Ishii, Masatoshi ;
Narayanan, Pritish ;
Fumarola, Alessandro ;
Sanches, Lucas L. ;
Boybat, Irem ;
Le Gallo, Manuel ;
Moon, Kibong ;
Woo, Jiyoo ;
Hwang, Hyunsang ;
Leblebici, Yusuf .
ADVANCES IN PHYSICS-X, 2017, 2 (01) :89-124
[5]   Reducing Adhesion Force by Means of Atomic Layer Deposition of ZnO Films with Nanoscale Surface Roughness [J].
Chai, Zhimin ;
Liu, Yuhong ;
Lu, Xinchun ;
He, Dannong .
ACS APPLIED MATERIALS & INTERFACES, 2014, 6 (05) :3325-3330
[6]   Bipolar resistive switching in Cu/AlN/Pt nonvolatile memory device [J].
Chen, C. ;
Yang, Y. C. ;
Zeng, F. ;
Pan, F. .
APPLIED PHYSICS LETTERS, 2010, 97 (08)
[7]   Influence of electrode material on the resistive memory switching property of indium gallium zinc oxide thin films [J].
Chen, Min-Chen ;
Chang, Ting-Chang ;
Tsai, Chih-Tsung ;
Huang, Sheng-Yao ;
Chen, Shih-Ching ;
Hu, Chih-Wei ;
Sze, Simon M. ;
Tsai, Ming-Jinn .
APPLIED PHYSICS LETTERS, 2010, 96 (26)
[8]   A single-transistor silicon synapse [J].
Diorio, C ;
Hasler, P ;
Minch, A ;
Mead, CA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (11) :1972-1980
[9]   Investigation on amorphous InGaZnO based resistive switching memory with low-power, high-speed, high reliability [J].
Fan, Yang-Shun ;
Liu, Po-Tsun ;
Hsu, Ching-Hui .
THIN SOLID FILMS, 2013, 549 :54-58
[10]   Fully parallel write/read in resistive synaptic array for accelerating on-chip learning [J].
Gao, Ligang ;
Wang, I-Ting ;
Chen, Pai-Yu ;
Vrudhula, Sarma ;
Seo, Jae-Sun ;
Cao, Yu ;
Hou, Tuo-Hung ;
Yu, Shimeng .
NANOTECHNOLOGY, 2015, 26 (45)