A probabilistic method to determine the minimum leakage vector for combinational designs in the presence of random PVT variations

被引:9
作者
Gulati, Kanupriya [1 ]
Jayakumar, Nikhil [2 ]
Khatri, Sunil P. [1 ]
Walker, D. M. H. [3 ]
机构
[1] Texas A&M Univ, Dept ECE, College Stn, TX 77843 USA
[2] Texas Instruments Inc, Dallas, TX 75243 USA
[3] Texas A&M Univ, Dept CS, College Stn, TX 77843 USA
基金
美国国家科学基金会;
关键词
subthreshold leakage; PVT variations;
D O I
10.1016/j.vlsi.2007.10.001
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The control of leakage power consumption is a growing design challenge for current and future CMOS circuits. Among existing techniques, 'parking' a circuit in a minimum leakage state during its standby mode of operation requires minimal circuit modification and results in significant leakage reduction. In this paper we present a heuristic approach (referred to as MLVC) to determine the input vector which minimizes leakage for a combinational design. This approach utilizes approximate signal probabilities of internal nodes to aid in finding the minimum leakage vector. We utilize a probabilistic heuristic to select the next gate to be processed as well as to select the best state of the selected gate. A fast SAT solver is employed to ensure the consistency of the assignments that are made in this process. A variant of MLVC, referred to as MLVC-VAR, is also presented. MLVC-VAR includes the effect of random variations in leakage values due to process, voltage and temperature (PVT) variations. Including the effect of PVT variations for determining minimum leakage vector is crucial because leakage currents have an exponential dependence on power supply, threshold voltage and temperature. To the best of the authors' knowledge, no other minimum leakage vector determination work has to date included the effect of PVT variations. Experimental results indicate that our MLVC method has very low runtimes, with excellent accuracy compared to existing approaches. Further, the comparison of the mean and standard deviation of the circuit leakage values for MLVC with MLVC-VAR and an existing random vector generating approach proves the need for considering these variations while determining the minimum leakage vector. MLVC-VAR reports, on average, about 9.69% improvement over MLVC with similar runtimes and 5.98% improvement over the random vector generation approach with significantly lower runtimes. (C) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码:399 / 412
页数:14
相关论文
共 40 条
[1]  
Abdollahi A, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P213, DOI 10.1109/LPE.2002.1029605
[2]  
ABDOLLAHI A, 2005, P IEEE DES AUT C, P13
[3]  
Abramovici M, 1990, DIGITAL SYSTEMS TEST
[4]   Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations [J].
Agarwal, A ;
Kang, KY ;
Roy, K .
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, :736-741
[5]  
Agarwal A, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P271, DOI 10.1109/ASPDAC.2003.1195028
[6]  
ALOUL F, 2002, P POW TIM MOD SIM PA
[7]  
[Anonymous], 2003, INT TECHNOLOGY ROADM
[8]   Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI [J].
Assaderaghi, F ;
Sinitsky, D ;
Parke, SA ;
Bokor, J ;
Ko, PK ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (03) :414-422
[9]   Algebraic decision diagrams and their applications [J].
Bahar, RI ;
Frohm, EA ;
Gaona, CM ;
Hachtel, GD ;
Macii, E ;
Pardo, A ;
Somenzi, F .
FORMAL METHODS IN SYSTEM DESIGN, 1997, 10 (2-3) :171-206
[10]  
Bhardwaj S, 2005, DES AUT CON, P541