Mixed Harmonic Runnable Scheduling for Automotive Software on Multi-Core Processors

被引:8
|
作者
Lee, Kyung-Jung [1 ]
Kim, Jae-Woo [2 ]
Chang, Hyuk-Jun [3 ]
Ahn, Hyun-Sik [3 ]
机构
[1] Hyundai Mobis, Tech Res Inst, 17-2,Mabuk Ro 240Beon Gil, Yongin 16891, Gyeonggi, South Korea
[2] Kookmin Univ, Dept Elect Engn, Seoul 02707, South Korea
[3] Kookmin Univ, Dept Secured Smart Elect Vehicle, Seoul 02707, South Korea
关键词
AUTOSAR; Interrupt; Multi-core; Runnable; Scheduling; Load balancing; ARCHITECTURES; ECUS;
D O I
10.1007/s12239-018-0031-2
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
The performance of automotive electronic control units (ECUs) has improved following the development of multi-core processors. These processors facilitate fast computing performance without increasing clock speed. System developers partition automotive application runnables to have parallelizability and avoid interference between various software modules. To improve the performance of such systems, an efficient scheduler is necessary. In this regard, for multi-core ECUs, the automotive open system architecture (AUTOSAR) suggests partitioned static priority scheduling for parallelized software. In the AUTOSAR approach, clustering and partitioning of runnables for specific cores becomes difficult, but there is no exact criterion followed for partitioning the runnables. Consequently, cores are not balanced against loads, and under contingency conditions, there is a chance that tasks will miss deadlines. In this study, we address this problem by exploring a mixed harmonic runnable scheduling algorithm that includes partitioned scheduling. We tested this algorithm using high load conditions under contingency consequences, and we evaluated it using models of periodic runnables, periodic interrupts, and event-triggered interrupts. The performance parameters considered in this paper are balancing performance and the deadline missing rate. Our results indicate that the proposed algorithm can contribute toward improving the functional safety of vehicles.
引用
收藏
页码:323 / 330
页数:8
相关论文
共 50 条
  • [41] Resources Snapshot Model for Concurrent Transactions in Multi-Core Processors
    赵雷
    杨季文
    Journal of Computer Science & Technology, 2013, 28 (01) : 106 - 118
  • [42] High-throughput Traffic Classification on Multi-core Processors
    Tong, Da
    Qu, Yun R.
    Prasanna, Viktor K.
    2014 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2014, : 138 - 145
  • [43] Performance Evaluation of Multi-core processors with Varied Interconnect Networks
    Mohanty, Ram Prasad
    Turuk, Ashok Kumar
    Sahoo, Bibhudatta
    2013 SECOND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING, NETWORKING AND SECURITY (ADCONS 2013), 2013, : 7 - 11
  • [44] Variation-Aware Speed Binning of Multi-core Processors
    Sartori, John
    Pant, Aashish
    Kumar, Rakesh
    Gupta, Puneet
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 307 - 314
  • [45] Design Challenges for Realization of the Advantages of Embedded Multi-Core Processors
    Goodman, Ronald
    Black, Scott
    2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 380 - 385
  • [46] Resources Snapshot Model for Concurrent Transactions in Multi-Core Processors
    Lei Zhao
    Ji-Wen Yang
    Journal of Computer Science and Technology, 2013, 28 : 106 - 118
  • [47] Resources Snapshot Model for Concurrent Transactions in Multi-Core Processors
    Zhao, Lei
    Yang, Ji-Wen
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2013, 28 (01) : 106 - 118
  • [48] An architecture for parallelizing network monitoring based on multi-core processors
    Xu C.
    Shi W.
    Xiong Q.
    Journal of Convergence Information Technology, 2011, 6 (04) : 246 - 252
  • [49] Analysis and Optimization of Direct Convolution Execution on Multi-Core Processors
    Mannino, Mirco
    Peccerillo, Biagio
    Mondelli, Andrea
    Bartolini, Sandro
    IEEE ACCESS, 2023, 11 : 57514 - 57528
  • [50] An empirical performance evaluation of SYCL on ARM multi-core processors
    Liang, Hanzheng
    Deng, Chencheng
    Zhang, Peng
    Fang, Jianbin
    Tang, Tao
    Huang, Chun
    CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2025, 7 (01) : 1 - 16