Mixed Harmonic Runnable Scheduling for Automotive Software on Multi-Core Processors

被引:8
|
作者
Lee, Kyung-Jung [1 ]
Kim, Jae-Woo [2 ]
Chang, Hyuk-Jun [3 ]
Ahn, Hyun-Sik [3 ]
机构
[1] Hyundai Mobis, Tech Res Inst, 17-2,Mabuk Ro 240Beon Gil, Yongin 16891, Gyeonggi, South Korea
[2] Kookmin Univ, Dept Elect Engn, Seoul 02707, South Korea
[3] Kookmin Univ, Dept Secured Smart Elect Vehicle, Seoul 02707, South Korea
关键词
AUTOSAR; Interrupt; Multi-core; Runnable; Scheduling; Load balancing; ARCHITECTURES; ECUS;
D O I
10.1007/s12239-018-0031-2
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
The performance of automotive electronic control units (ECUs) has improved following the development of multi-core processors. These processors facilitate fast computing performance without increasing clock speed. System developers partition automotive application runnables to have parallelizability and avoid interference between various software modules. To improve the performance of such systems, an efficient scheduler is necessary. In this regard, for multi-core ECUs, the automotive open system architecture (AUTOSAR) suggests partitioned static priority scheduling for parallelized software. In the AUTOSAR approach, clustering and partitioning of runnables for specific cores becomes difficult, but there is no exact criterion followed for partitioning the runnables. Consequently, cores are not balanced against loads, and under contingency conditions, there is a chance that tasks will miss deadlines. In this study, we address this problem by exploring a mixed harmonic runnable scheduling algorithm that includes partitioned scheduling. We tested this algorithm using high load conditions under contingency consequences, and we evaluated it using models of periodic runnables, periodic interrupts, and event-triggered interrupts. The performance parameters considered in this paper are balancing performance and the deadline missing rate. Our results indicate that the proposed algorithm can contribute toward improving the functional safety of vehicles.
引用
收藏
页码:323 / 330
页数:8
相关论文
共 50 条
  • [31] Asymmetry-Aware Scheduling in Heterogeneous Multi-core Architectures
    Zhang, Tao
    Pan, Xiaohui
    Shu, Wei
    Wu, Min-You
    NETWORK AND PARALLEL COMPUTING, NPC 2013, 2013, 8147 : 257 - 268
  • [32] Efficiently Scheduling Multi-core Guest Virtual Machines on Multi-core Hosts in Network Simulation
    Yoginath, Srikanth B.
    Perumalla, Kalyan S.
    2011 IEEE WORKSHOP ON PRINCIPLES OF ADVANCED AND DISTRIBUTED SIMULATION (PADS), 2011,
  • [33] Aries: A DNN Inference Scheduling Framework for Multi-core Accelerators
    Xiang, Yunyi
    Wu, Zheng
    Yao, Haidong
    Xiong, Xiankui
    Yang, Fan
    2024 5TH INTERNATIONAL CONFERENCE ON COMPUTING, NETWORKS AND INTERNET OF THINGS, CNIOT 2024, 2024, : 186 - 191
  • [34] Energy-Saving Stochastic Scheduling of a Real-Time Parallel Task with Varying Computation Amount on Multi-Core Processors
    Lee, Wan Yeon
    Kim, Kyong Hoon
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (02) : 842 - 845
  • [35] Security Issues of Multi-Core Architectures - The Automotive Case
    Eckert, Claudia
    Kittel, Thomas
    IT-INFORMATION TECHNOLOGY, 2013, 55 (01): : 5 - 9
  • [36] Pipeline-based Scheduling for Heterogeneous Multi-core Systems
    Liu, Derong
    Jing, Ming'e
    Wang, Yuwen
    Yu, Zhiyi
    Zeng, Xiaoyang
    Zhou, Dian
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1400 - 1402
  • [37] Effects of Multi-Core Processors on Sequential Divide and Conquer Algorithms
    Alhaidari, Fahd A.
    Al Metrik, Maissa A.
    2021 IEEE NATIONAL COMPUTING COLLEGES CONFERENCE (NCCC 2021), 2021, : 1023 - +
  • [38] Softerror mitigation for multi-core processors based on thread replication
    Serrano-Cases, Alejandro
    Restrepo-Calle, Felipe
    Cuenca-Asensi, Sergio
    Martinez-Alvarez, Antonio
    2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS), 2019,
  • [39] Exploring and Enhancing the Performance of Parallel IDS on Multi-Core Processors
    Jiang, Haiyang
    Yang, Jianhua
    Xie, Gaogang
    TRUSTCOM 2011: 2011 INTERNATIONAL JOINT CONFERENCE OF IEEE TRUSTCOM-11/IEEE ICESS-11/FCST-11, 2011, : 673 - 680
  • [40] Affinity and Coherency Aware Multi-core Scheduling
    Khaleghzadeh, Hamid Reza
    Deldari, Hossein
    INNOVATIVE COMPUTING TECHNOLOGY, 2011, 241 : 201 - 215