On Exploiting Patterns For Robust FPGA-based Multi-accelerator Edge Computing Systems

被引:0
作者
Razavi, Seyyed Ahmad [1 ]
Ting, Hsin-Yu [1 ]
Giyahchi, Thotiya [1 ]
Bozorgzadeh, Eli [1 ]
机构
[1] Univ Calif Irvine, Irvine, CA 92697 USA
来源
PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022) | 2022年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Edge computing plays a key role in providing services for emerging compute-intensive applications while bringing computation close to end devices. FPGAs have been deployed to provide custom acceleration services due to their reconfigurability and support for multi-tenancy in sharing the computing resource. This paper explores an FPGA-based Multi-Accelerator Edge Computing System, that serves various DNN applications from multiple end devices simultaneously. To dynamically maximize the responsiveness to end devices, we propose a system framework that exploits the characteristic of applications in patterns and employs a staggering module coupled with a mixed offline/online multi-queue scheduling method to alleviate resource contention, and uncertain delay caused by network delay variation. Our evaluation shows the framework can significantly improve responsiveness and robustness in serving multiple end devices.
引用
收藏
页码:116 / 119
页数:4
相关论文
共 50 条
[41]   Efficient License Plate Alignment and Recognition Using FPGA-Based Edge Computing [J].
Hsiao, Chao-Hsiang ;
Lee, Hoi ;
Wang, Yin-Tien ;
Hsu, Min-Jie .
ELECTRONICS, 2025, 14 (12)
[42]   STUDY OF FPGA-BASED EDGE COMPUTING IN SEMICONDUCTOR MANUFACTURING SAFETY MANAGEMENT APPLICATION [J].
Chang, Kuo-Chi ;
Chu, Kai-Chun ;
Lin, Yuh-Chung ;
Wang, Hsiao-Chuan ;
Hsu, Tsui-Lien ;
Chang, Fu-Hsiang .
2020 15TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT 2020), 2020, :273-276
[43]   An FPGA-based Integrated MapReduce Accelerator Platform [J].
Kachris, Christoforos ;
Diamantopoulos, Dionysios ;
Sirakoulis, Georgios Ch. ;
Soudris, Dimitrios .
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 87 (03) :357-369
[44]   An FPGA-based online reconfigurable CNN edge computing device for object detection*,** [J].
Wang, Yu ;
Liao, Yibing ;
Yang, Jiamei ;
Wang, Hui ;
Zhao, Yuxuan ;
Zhang, Chengyu ;
Xiao, Bende ;
Xu, Fei ;
Gao, Yifan ;
Xu, Mingzhu ;
Zheng, Jianbin .
MICROELECTRONICS JOURNAL, 2023, 137
[45]   An FPGA-based edge computing and accelerating platform for fast diabetic retinopathy diagnosis [J].
Li, Silong ;
Qiu, Jiaming ;
Huang, Yijin ;
Tang, Xiaoying ;
Ye, Terry Tao .
MEDICAL IMAGING 2023, 2023, 12464
[46]   FPGA-Based Programmable Accelerator for Hybrid Processing [J].
Stefan, Gheorghe M. ;
Bira, Calin ;
Hobincu, Radu ;
Malita, Mihaela .
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2016, 19 (1-2) :148-165
[47]   Data Transfer Modeling and Optimization in Reconfigurable Multi-Accelerator Systems [J].
Ortiz, Alberto ;
Rodriguez, Alfonso ;
Otero, Andres ;
de la Torre, Eduardo .
2019 14TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC 2019), 2019, :20-26
[48]   An Efficient FPGA-Based Accelerator Design for Convolution [J].
Song, Peng-Fei ;
Pan, Jeng-Shyang ;
Yang, Chun-Sheng ;
Lee, Chiou-Yng .
2017 IEEE 8TH INTERNATIONAL CONFERENCE ON AWARENESS SCIENCE AND TECHNOLOGY (ICAST), 2017, :494-500
[49]   An FPGA-based In-line Accelerator for Memcached [J].
Lavasani, Maysam ;
Angepat, Hari ;
Chiou, Derek .
IEEE COMPUTER ARCHITECTURE LETTERS, 2014, 13 (02) :57-60
[50]   An FPGA-Based Accelerator for Frequent Itemset Mining [J].
Zhang, Yan ;
Zhang, Fan ;
Jin, Zheming ;
Bakos, Jason D. .
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2013, 6 (01)