On Exploiting Patterns For Robust FPGA-based Multi-accelerator Edge Computing Systems

被引:0
|
作者
Razavi, Seyyed Ahmad [1 ]
Ting, Hsin-Yu [1 ]
Giyahchi, Thotiya [1 ]
Bozorgzadeh, Eli [1 ]
机构
[1] Univ Calif Irvine, Irvine, CA 92697 USA
来源
PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022) | 2022年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Edge computing plays a key role in providing services for emerging compute-intensive applications while bringing computation close to end devices. FPGAs have been deployed to provide custom acceleration services due to their reconfigurability and support for multi-tenancy in sharing the computing resource. This paper explores an FPGA-based Multi-Accelerator Edge Computing System, that serves various DNN applications from multiple end devices simultaneously. To dynamically maximize the responsiveness to end devices, we propose a system framework that exploits the characteristic of applications in patterns and employs a staggering module coupled with a mixed offline/online multi-queue scheduling method to alleviate resource contention, and uncertain delay caused by network delay variation. Our evaluation shows the framework can significantly improve responsiveness and robustness in serving multiple end devices.
引用
收藏
页码:116 / 119
页数:4
相关论文
共 50 条
  • [1] The Case for FPGA-Based Edge Computing
    Xu, Chenren
    Jiang, Shuang
    Luo, Guojie
    Sun, Guangyu
    An, Ning
    Huang, Gang
    Liu, Xuanzhe
    IEEE TRANSACTIONS ON MOBILE COMPUTING, 2022, 21 (07) : 2610 - 2619
  • [2] FPGA-based Accelerator for the Verification of Leading-Edge Wireless Systems
    Alimohammad, Amirhossein
    Fard, Saeed F.
    Cockburn, Bruce F.
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 844 - +
  • [3] MARS: Exploiting Multi-Level Parallelism for DNN Workloads on Adaptive Multi-Accelerator Systems
    Shen, Guan
    Zhao, Jieru
    Wang, Zeke
    Lin, Zhe
    Ding, Wenchao
    Wu, Chentao
    Chen, Quan
    Guo, Minyi
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [4] Exploiting Design Modularity and. Relocation to Increase Productivity in FPGA-based Computing Systems
    Mudza, Zbigniew
    PROCEEDINGS OF THE 28TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2021), 2021, : 94 - 99
  • [5] A packet scheduling algorithm for IPSec multi-accelerator based systems
    Castanier, F
    Ferrante, A
    Piuri, V
    15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2004, : 387 - 397
  • [6] SparkNoC: An energy-efficiency FPGA-based accelerator using optimized lightweight CNN for edge computing
    Xia, Ming
    Huang, Zunkai
    Tian, Li
    Wang, Hui
    Chang, Victor
    Zhu, Yongxin
    Feng, Songlin
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 115
  • [7] An OpenACC-Based Unified Programming Model for Multi-accelerator Systems
    Kim, Jungwon
    Lee, Seyong
    Vetter, Jeffrey S.
    ACM SIGPLAN NOTICES, 2015, 50 (08) : 257 - 258
  • [8] Efficient, Dynamic Multi-Task Execution on FPGA-Based Computing Systems
    Minhas, Umar Ibrahim
    Woods, Roger
    Nikolopoulos, Dimitrios S.
    Karakonstantis, Georgios
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (03) : 710 - 722
  • [9] Energy Efficient FPGA-Based Binary Transformer Accelerator for Edge Devices
    Du, Congpeng
    Ko, Seok-Bum
    Zhang, Hao
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [10] FPGA-based acceleration for binary neural networks in edge computing
    Zhan J.-Y.
    Yu A.-T.
    Jiang W.
    Yang Y.-J.
    Xie X.-N.
    Chang Z.-W.
    Yang J.-H.
    Journal of Electronic Science and Technology, 2023, 21 (02)