Compact symmetrical and asymmetrical multilevel inverter with reduced switches

被引:38
|
作者
Anand, Vishal [1 ]
Singh, Varsha [1 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Raipur, Madhya Pradesh, India
关键词
Modulation technique; Multilevel inverters; On-state switches; Renewable Energy Integration; Switching stress; Total Blocking Voltage; DC VOLTAGE SOURCES; CONVERTER TOPOLOGY; MINIMUM NUMBER; COMPONENTS;
D O I
10.1002/2050-7038.12458
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The need for a multilevel inverter for medium voltage high power applications has attracted researchers and industrialists to focus on the design of hybrid multilevel inverter topology that uses a considerably lesser number of switches and sources. This paper proposes a symmetrical and asymmetrical multilevel inverter with reduced switches. The novelty of the proposed arrangement is lesser ON state switches and reduced total blocking voltages across switches. The optional series connection of the basic unit increases output voltage levels with high-quality output voltage. There are multiple algorithms proposed by varying the DC sources to generate different voltage levels using the same configuration. A suitable comparison is presented with conventional topologies and inverters of the same structure. The proposed topology is simulated and validated on hardware setup for both 7 levels, symmetrical and 15 levels, asymmetrical is performed using dSPACE 1104 controller. The impact of change in modulation index on the power and efficiency of the proposed 15-level inverter is validated under laboratory setup. The feasibility of this topology favors renewable energy integration applications.
引用
收藏
页数:20
相关论文
共 50 条
  • [21] Design and Development of N-Level Symmetrical Multilevel Inverter Topology with Reduced Switches
    Premkumar, K.
    Shyam, D.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (11)
  • [22] A Modified Structure for Symmetrical and Asymmetrical Configuration of Multilevel Inverter
    Gautam, Shivam Prakash
    Kumar, Lalit
    Gupta, Shubhrata
    IECON 2015 - 41ST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2015, : 1430 - 1435
  • [23] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [24] Hybrid Multilevel Inverter with Reduced Switches Topology
    Das, Madan Kumar
    Sinha, Akanksha
    Jana, Kartick Chandra
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 302 - 307
  • [25] Design of Multilevel Inverter with Reduced Number of Switches
    Shimpi, A.
    Sheikh, A.
    Bhil, S.
    2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
  • [26] Modified Reduced Switch Symmetrical Multilevel Inverter
    Mathew, Ronak
    Agarwal, Shobha
    PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
  • [27] Analysis of Symmetrical and Asymmetrical Multilevel Inverter using GWO Algorithm
    Aihsan, M. Z.
    Fahmi, M., I
    Saifizi, M.
    Mustafa, W. A.
    Liew, H. F.
    Alkhayyat, Ahmed
    Darghaoth, Ahmed M. H.
    PROCEEDING OF 2021 2ND INFORMATION TECHNOLOGY TO ENHANCE E-LEARNING AND OTHER APPLICATION (IT-ELA 2021), 2021, : 177 - 182
  • [28] A reduced device symmetrical-asymmetrical multilevel inverter with self capacitor voltage balancing and reduced capacitor voltage ripple
    Chappa, Anilkumar
    Dhananjaya, Mudadla
    Kumar, J. Vijaya
    Prasadarao, K. V. S.
    Hemachander, A.
    Chinta, Durga Prasad
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2025,
  • [29] A New Generalised Symmetrical/Asymmetrical Boost Integrated Multilevel Inverter with Reduced Components for PV/UPS Applications
    Sambhani, Madhu Babu
    Narasimharaju, B. L.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (03) : 418 - 441
  • [30] Asymmetrical Multilevel Inverter Topology with Reduced Number of Components
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Acid
    Memon, Mudasir Ahmad
    Seyedmahmoudian, Mehdi
    Horan, Ben
    Stojcevski, Alex
    Ogura, Koki
    Rawa, Muhyaddin
    Bassi, Hussain
    2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,