Compact symmetrical and asymmetrical multilevel inverter with reduced switches

被引:38
|
作者
Anand, Vishal [1 ]
Singh, Varsha [1 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Raipur, Madhya Pradesh, India
关键词
Modulation technique; Multilevel inverters; On-state switches; Renewable Energy Integration; Switching stress; Total Blocking Voltage; DC VOLTAGE SOURCES; CONVERTER TOPOLOGY; MINIMUM NUMBER; COMPONENTS;
D O I
10.1002/2050-7038.12458
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The need for a multilevel inverter for medium voltage high power applications has attracted researchers and industrialists to focus on the design of hybrid multilevel inverter topology that uses a considerably lesser number of switches and sources. This paper proposes a symmetrical and asymmetrical multilevel inverter with reduced switches. The novelty of the proposed arrangement is lesser ON state switches and reduced total blocking voltages across switches. The optional series connection of the basic unit increases output voltage levels with high-quality output voltage. There are multiple algorithms proposed by varying the DC sources to generate different voltage levels using the same configuration. A suitable comparison is presented with conventional topologies and inverters of the same structure. The proposed topology is simulated and validated on hardware setup for both 7 levels, symmetrical and 15 levels, asymmetrical is performed using dSPACE 1104 controller. The impact of change in modulation index on the power and efficiency of the proposed 15-level inverter is validated under laboratory setup. The feasibility of this topology favors renewable energy integration applications.
引用
收藏
页数:20
相关论文
共 50 条
  • [1] Comparison of Symmetrical and Asymmetrical Multilevel Inverter Topologies with Reduced Number of Switches
    Rani, P. Sudha
    Prasadarao, V. S. K.
    Subbarao, Koppineni R. N. V.
    2014 International Conference on Smart Electric Grid (ISEG), 2014,
  • [2] Single Phase Symmetrical and Asymmetrical Design of Multilevel Inverter Topology with Reduced Number of Switches
    Siddique, Marif Daula
    Mustafa, Asif
    Sarwar, Adil
    Mekhilef, Saad
    Shah, Noraisyah Binti Mohamed
    Seyedamahmousian, Mehdi
    Stojcevski, Alex
    Horan, Ben
    Ogura, Koki
    2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT), 2018,
  • [3] Symmetrical And Asymmetrical Topology of Cascaded Multilevel Inverter With Reduced Number of Switches And DC Sources
    Nanda, Lipika
    Bharti, Privesh
    Dasgupta, A.
    2019 1ST IEEE INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY TECHNOLOGIES AND SYSTEMS (IEEE-ICSETS 2019), 2019, : 230 - 235
  • [4] Symmetrical and Asymmetrical Multilevel Inverter using Less Number of switches
    Thakre, Kishor
    Mohanty, Kanungo Barada
    Kommukuri, Vinayasagar
    Mishra, Rabi Narayan
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 1032 - 1036
  • [5] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches
    Ahmed, Rokan Ali
    Mekhilef, Saad
    Ping, Hew Wooi
    INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
  • [6] Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology
    Chappa, Anilkumar
    Gupta, Shubhrata
    Sahu, Lalit Kumar
    Gautam, Shivam Prakash
    Gupta, Krishna Kumar
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (01) : 885 - 896
  • [7] A Novel Cascaded Asymmetrical Multilevel Inverter With Reduced Number of Switches
    Boora, Kamaldeep
    Kumar, Jagdish
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (06) : 7389 - 7399
  • [8] General topology for asymmetrical multilevel inverter with reduced number of switches
    Boora, Kamaldeep
    Kumar, Jagdish
    IET POWER ELECTRONICS, 2017, 10 (15) : 2034 - 2041
  • [9] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
    Kakar, Saifullah
    Ayob, Shahrin Bin Md.
    Iqbal, Atif
    Nordin, Norjulia Mohamad
    Bin Arif, M. Saad
    Gore, Sheetal
    IEEE ACCESS, 2021, 9 : 27627 - 27637
  • [10] Design of new asymmetrical cascaded multilevel inverter with reduced number of switches
    Bharathi C.R.
    European Journal of Electrical Engineering, 2019, 21 (06) : 547 - 552