Compact symmetrical and asymmetrical multilevel inverter with reduced switches

被引:41
作者
Anand, Vishal [1 ]
Singh, Varsha [1 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Raipur, Madhya Pradesh, India
关键词
Modulation technique; Multilevel inverters; On-state switches; Renewable Energy Integration; Switching stress; Total Blocking Voltage; DC VOLTAGE SOURCES; CONVERTER TOPOLOGY; MINIMUM NUMBER; COMPONENTS;
D O I
10.1002/2050-7038.12458
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The need for a multilevel inverter for medium voltage high power applications has attracted researchers and industrialists to focus on the design of hybrid multilevel inverter topology that uses a considerably lesser number of switches and sources. This paper proposes a symmetrical and asymmetrical multilevel inverter with reduced switches. The novelty of the proposed arrangement is lesser ON state switches and reduced total blocking voltages across switches. The optional series connection of the basic unit increases output voltage levels with high-quality output voltage. There are multiple algorithms proposed by varying the DC sources to generate different voltage levels using the same configuration. A suitable comparison is presented with conventional topologies and inverters of the same structure. The proposed topology is simulated and validated on hardware setup for both 7 levels, symmetrical and 15 levels, asymmetrical is performed using dSPACE 1104 controller. The impact of change in modulation index on the power and efficiency of the proposed 15-level inverter is validated under laboratory setup. The feasibility of this topology favors renewable energy integration applications.
引用
收藏
页数:20
相关论文
共 30 条
[1]   Optimal Design of New Cascaded Switch-Ladder Multilevel Inverter Structure [J].
Alishah, Rasoul Shalchi ;
Hosseini, Seyed Hossein ;
Babaei, Ebrahim ;
Sabahi, Mehran .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (03) :2072-2080
[2]   New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels [J].
Alishah, Rasoul Shalchi ;
Nazarpour, Daryoosh ;
Hosseini, Seyyed Hossein ;
Sabahi, Mehran .
IET POWER ELECTRONICS, 2014, 7 (01) :96-104
[3]  
Anand V, 2019, ANNU IEEE IND CONF, DOI [10.1109/indicon47234.2019.9029031, 10.1109/icpeca47973.2019.8975402]
[4]  
Anand V, 2019, 2019 1ST IEEE INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY TECHNOLOGIES AND SYSTEMS (IEEE-ICSETS 2019), P308, DOI [10.1109/icsets.2019.8745258, 10.1109/ICSETS.2019.8745258]
[5]   Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology [J].
Babaei, E. ;
Hosseini, S. H. ;
Gharehpetian, G. B. ;
Haque, M. Tarafdar ;
Sabahi, M. .
ELECTRIC POWER SYSTEMS RESEARCH, 2007, 77 (08) :1073-1085
[6]   Extended multilevel converters: an attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters [J].
Babaei, Ebrahim ;
Kangarlu, Mohammad Farhadi ;
Sabahi, Mehran .
IET POWER ELECTRONICS, 2014, 7 (01) :157-166
[7]   New cascaded multilevel inverter topology with minimum number of switches [J].
Babaei, Ebrahim ;
Hosseini, Seyed Hossein .
ENERGY CONVERSION AND MANAGEMENT, 2009, 50 (11) :2761-2767
[8]   A Cascade Multilevel Converter Topology With Reduced Number of Switches [J].
Babaei, Ebrahim .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (06) :2657-2664
[9]   A novel asymmetrical inverter proposal based on switched series/parallel inverter [J].
Benmerabet, Mohammed Salim ;
Talhal, Abdelaziz ;
Berkouk, El Madjid .
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2019, 29 (05)
[10]   A simple unit cell structure for an efficient sketch of series-connected multilevel inverters [J].
Choupan, Reza ;
Nazarpour, Daryoush ;
Golshannavaz, Sajjad .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (10) :1397-1417