Scalable vector processors for embedded systems

被引:46
|
作者
Kozyrakis, CE [1 ]
Patterson, DA
机构
[1] Stanford Univ, Dept Elect Engn, Palo Alto, CA 94304 USA
[2] Univ Calif Berkeley, Berkeley, CA 94720 USA
关键词
D O I
10.1109/MM.2003.1261385
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
FOR EMBEDDED APPLICATIONS WITH DATA-LEVEL PARALLELISM, A VECTOR PROCESSOR OFFERS HIGH PERFORMANCE AT LOW POWER CONSUMPTION AND LOW DESIGN COMPLEXITY. UNLIKE SUPERSCALAR AND VLIW DESIGNS, A VECTOR PROCESSOR IS SCALABLE AND CAN OPTIMALLY MATCH SPECIFIC APPLICATION REQUIREMENTS.
引用
收藏
页码:36 / 45
页数:10
相关论文
共 50 条
  • [22] Estimating data bus size for custom processors in embedded systems
    Ozer, Emre
    Nisbet, Andy P.
    Gregg, David
    Callanan, Owen
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2005, 10 (01) : 5 - 26
  • [23] Processors and memory: The drivers of embedded systems toward the networked world
    Donofrio, NM
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 20 - 23
  • [24] An approach to the design of RISC core processors for VLSI embedded systems
    Fernandez, JM
    Moreno, F
    Meneses, J
    JOURNAL OF SYSTEMS ARCHITECTURE, 1997, 43 (1-5) : 33 - 37
  • [25] Estimating data bus size for custom processors in embedded systems
    Emre Özer
    Andy P. Nisbet
    David Gregg
    Owen Callanan
    Design Automation for Embedded Systems, 2005, 10 : 5 - 26
  • [26] QoS for high-performance smt processors in embedded systems
    Cazorla, FJ
    Ramirez, A
    Valero, M
    Knijnenburg, PMW
    Sakellariou, R
    Fernández, E
    IEEE MICRO, 2004, 24 (04) : 24 - 31
  • [27] Using FPGAs with embedded processors for complete hardware and software systems
    Weber, J. M.
    Chin, M. J.
    BEAM INSTRUMENTATION WORKSHOP 2006, 2006, 868 : 187 - +
  • [28] EMBEDDED MACRO PROCESSORS
    BROWN, PJ
    COMPUTER JOURNAL, 1984, 27 (04): : 348 - 353
  • [29] Embedded arm processors
    Wilson, David
    Engineer, 2010, JULY
  • [30] Scalable row-based parallel H.264 decoder on embedded multicore processors
    Elias Baaklini
    Santhosh Rethinagiri
    Hassan Sbeity
    Smail Niar
    Signal, Image and Video Processing, 2015, 9 : 57 - 71