A Low-cost Low-power Capacitive Humidity Sensor in CMOS technology

被引:0
|
作者
Deng, Fangming [1 ]
He, Yigang [1 ]
机构
[1] Hefei Univ Technol, Sch Elect Engn & Automat, Hefei 230009, Peoples R China
来源
MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY | 2014年 / 556-562卷
关键词
Capacitive Humidity Sensor; Delta-sigma Interface; CMOS technology;
D O I
10.4028/www.scientific.net/AMM.556-562.1842
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a capacitive humidity sensor in CMOS technology. The humidity sensor element is implemented in standard CMOS technology without any further post-processing, which results in low fabrication cost. The sensor interface is based on a delta-sigma converter and can be easily reconfigured to compensate for process variation of the sensing element. The proposed humidity sensor is fabricated in 0.16 mu m standard CMOS process and the chip occupies 0.25mm(2). The measurement result shows that this humidity sensor acquires a resolution of 0.1% RH in the range of 20%RH to 90%RH. The interface achieves a 12.5-bits capacitance-to-digital conversion and consumes only 9.6 mu W power at 1.2V supply voltage.
引用
收藏
页码:1842 / 1846
页数:5
相关论文
共 50 条
  • [41] Low-power up-conversion folded CMOS mixer for 2-12 GHz ultra-wideband applications
    Chen, Jun-Da
    Qian, Jia-bin
    IET MICROWAVES ANTENNAS & PROPAGATION, 2020, 14 (15) : 1975 - 1982
  • [42] Ultra-low voltage, power efficient continuous-time filters in 180 nm CMOS technology
    Rekha, S.
    Harishchandra, Vasantha Moodabettu
    Laxminidhi, Tonse
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 988 - 997
  • [43] Low-noise 16-bit First-order Delta-sigma Capacitance-to-digital Converter for Capacitive Humidity Sensor
    Lee, Byeoncheol
    Kim, Hyungseup
    Kim, Jaesung
    Han, Kwonsang
    Shin, Sangyoun
    Kim, Gyungtae
    Sul, Woo Suk
    Lee, Boung Ju
    Lee, Sangmin
    Ko, Hyoungho
    SENSORS AND MATERIALS, 2019, 31 (05) : 1523 - 1533
  • [44] A Low-Cost Disposable Chemical Sensing Platform Based on Discrete Components
    Prodromakis, Themistoklis
    Liu, Yan
    Toumazou, Chris
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) : 417 - 419
  • [45] Low Chip Area, Low Power Dissipation, Programmable, Current Mode, 10-bits, SAR ADC Implemented in the CMOS 130nm Technology
    Dlugosz, Rafal
    Fischer, Gunter
    2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 348 - 353
  • [46] Design and measurements of low power 32-kHz oscillators and a test interface in 180-nm CMOS technology
    Kuljak, Ivan
    Tomic, Ivan
    Bertolan, Roman
    Mikulic, Josip
    Schatzberger, Gregor
    Fellner, Johannes
    Baric, Adrijan
    2020 43RD INTERNATIONAL CONVENTION ON INFORMATION, COMMUNICATION AND ELECTRONIC TECHNOLOGY (MIPRO 2020), 2020, : 83 - 88
  • [47] 5.18–7.42 GHz LC-VCO in subthreshold regime with low power low phase noise and immunity to PVT variations in 130 nm CMOS technology
    Abdelhamid Aitoumeri
    Abdelmalik Bouyahyaoui
    Mustapha Alami
    Analog Integrated Circuits and Signal Processing, 2018, 95 : 67 - 82
  • [48] A Low-Voltage Low-Power Self Biased Bulk-Driven PMOS Cascade Current Mirror
    Mahajan, Nitika
    2015 4TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (ICRITO) (TRENDS AND FUTURE DIRECTIONS), 2015,
  • [49] A Highly Sensitive CMOS Digital Hall Sensor for Low Magnetic Field Applications
    Xu, Yue
    Pan, Hong-Bin
    He, Shu-Zhuan
    Li, Li
    SENSORS, 2012, 12 (02) : 2162 - 2174
  • [50] 5.18-7.42 GHz LC-VCO in subthreshold regime with low power low phase noise and immunity to PVT variations in 130 nm CMOS technology
    Aitoumeri, Abdelhamid
    Bouyahyaoui, Abdelmalik
    Alami, Mustapha
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 95 (01) : 67 - 82