A Low-cost Low-power Capacitive Humidity Sensor in CMOS technology

被引:0
|
作者
Deng, Fangming [1 ]
He, Yigang [1 ]
机构
[1] Hefei Univ Technol, Sch Elect Engn & Automat, Hefei 230009, Peoples R China
来源
MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY | 2014年 / 556-562卷
关键词
Capacitive Humidity Sensor; Delta-sigma Interface; CMOS technology;
D O I
10.4028/www.scientific.net/AMM.556-562.1842
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a capacitive humidity sensor in CMOS technology. The humidity sensor element is implemented in standard CMOS technology without any further post-processing, which results in low fabrication cost. The sensor interface is based on a delta-sigma converter and can be easily reconfigured to compensate for process variation of the sensing element. The proposed humidity sensor is fabricated in 0.16 mu m standard CMOS process and the chip occupies 0.25mm(2). The measurement result shows that this humidity sensor acquires a resolution of 0.1% RH in the range of 20%RH to 90%RH. The interface achieves a 12.5-bits capacitance-to-digital conversion and consumes only 9.6 mu W power at 1.2V supply voltage.
引用
收藏
页码:1842 / 1846
页数:5
相关论文
共 50 条
  • [21] Analog-Digital Partitioning for Low-Power UWB Impulse Radios under CMOS Scaling
    Mustafa Badaroglu
    Claude Desset
    Julien Ryckaert
    Vincent De Heyn
    Geert Van der Plas
    Piet Wambacq
    Bart Van Poucke
    EURASIP Journal on Wireless Communications and Networking, 2006
  • [22] High Sensitivity Capacitive Humidity Sensor with a Novel Polyimide Design Fabricated by MEMS Technology
    Kim, Ji-Hong
    Hong, Sung-Min
    Lee, Jang-Sub
    Moon, Byung-Moo
    Kim, Kunnyun
    2009 4TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1 AND 2, 2009, : 703 - +
  • [23] A low-power, low-offset, and power-scalable comparator suitable for low-frequency applications
    Banerjee, Riyanka
    Santosh, M.
    Pandey, Jai Gopal
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (11) : 1858 - 1877
  • [24] A CMOS Low-Power Widely Programmable Active RC Filter based on a Hybrid CS/D Network
    Marquez, A.
    Perez-Bailon, J.
    Martinez, P. A.
    Calvo, B.
    Medrano, N.
    Martinez-Nieto, J. A.
    Sanz-Pascual, M. T.
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
  • [25] Design of a Two-Step Low-Power and High-Speed CMOS Flash ADC Architecture
    Kumar, Sumit
    Ch, Nagesh
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [26] Low-cost Implementations of pH Monitoring Platforms
    Prodromakis, T.
    Liu, Y.
    Toumazou, C.
    2011 IEEE SENSORS, 2011, : 1082 - 1084
  • [27] Designing of low-power data oriented adders
    Brzozowski, Ireneusz
    Kos, Andrzej
    MICROELECTRONICS JOURNAL, 2014, 45 (09) : 1177 - 1186
  • [28] 60 GHz low-power LNA with high gm x Rout transconductor stages in 65 nm CMOS
    Li, Zhiqun
    Wang, Chong
    Li, Qin
    Wang, Zhigong
    ELECTRONICS LETTERS, 2017, 53 (04) : 279 - 281
  • [29] Low-power charge-steering phase interpolator
    Elnaqib, A.
    Ibrahim, S. A.
    ELECTRONICS LETTERS, 2016, 52 (10) : 810 - U49
  • [30] A Design of Highly Stable and Low-Power SRAM Cell
    Upadhyay, P.
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    Yalla, Navyavani
    ADVANCES IN COMPUTER COMMUNICATION AND COMPUTATIONAL SCIENCES, VOL 1, 2019, 759 : 281 - 289