A Level Dependent Source Concoction Multilevel Inverter Topology with a Reduced Number of Power Switches

被引:20
作者
Jose, S. Edwin [1 ]
Titus, S. [2 ]
机构
[1] Rajas Engn Coll, Dept Elect & Elect Engn, Vadakkankulam, India
[2] MAM Coll Engn, Dept Elect & Elect Engn, Tiruchirappalli, India
关键词
Component count; Level dependent sources concoction multilevel inverter (LDSCMLI); Phase disposition pulse width modulation; CONVERTER TOPOLOGY; MODULATION;
D O I
10.6113/JPE.2016.16.4.1316
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multilevel inverters (MLIs) have been preferred over conventional two-level inverters due to their inherent properties such as reduced harmonic distortion, lower electromagnetic interference, minimal common mode voltage, ability to synthesize medium/high voltage from low voltage sources, etc. On the other hand, they suffer from an increased number of switching devices, complex gate pulse generation, etc. This paper develops an ingenious symmetrical MLI topology, which consumes lesser component count. The proposed level dependent sources concoction multilevel inverter (LDSCMLI) is basically a multilevel dc link MLI (MLDCMLI), which first synthesizes a stepped dc link voltage using a sources concoction module and then realizes the ac waveform through a conventional H-bridge. Seven level and eleven level versions of the proposed topology are simulated in MATLAB r2010b and prototypes are constructed to validate the performance. The proposed topology requires lesser components compared to recent component reduced MLI topologies and the classical topologies. In addition, it requires fewer carrier signals and gate driver circuits.
引用
收藏
页码:1316 / 1323
页数:8
相关论文
共 30 条
  • [1] Modular multilevel inverter: pulse width modulation and capacitor balancing technique
    Adam, G. P.
    Anaya-Lara, O.
    Burt, G. M.
    Telford, D.
    Williams, B. W.
    McDonald, J. R.
    [J]. IET POWER ELECTRONICS, 2010, 3 (05) : 702 - 715
  • [2] Agarwal Sapan, 2015, 2015 Fourth Berkeley Symposium on Energy-Efficient Electronic Systems (E3S). Proceedings, P1, DOI 10.1109/E3S.2015.7336818
  • [3] Cascade-multi-cell multilevel converter with reduced number of switches
    Ajami, Ali
    Oskuee, Mohammad Reza Jannati
    Khosroshahi, Mahdi Toopchi
    Mokhberdoran, Ataollah
    [J]. IET POWER ELECTRONICS, 2014, 7 (03) : 552 - 558
  • [4] Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology
    Babaei, E.
    Hosseini, S. H.
    Gharehpetian, G. B.
    Haque, M. Tarafdar
    Sabahi, M.
    [J]. ELECTRIC POWER SYSTEMS RESEARCH, 2007, 77 (08) : 1073 - 1085
  • [5] A Cascade Multilevel Converter Topology With Reduced Number of Switches
    Babaei, Ebrahim
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (06) : 2657 - 2664
  • [6] Three-Phase Hybrid Multilevel Inverter Based on Half-Bridge Modules
    Batschauer, Alessandro Luiz
    Mussa, Samir Ahmad
    Heldwein, Marcelo Lobo
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2012, 59 (02) : 668 - 678
  • [7] GENERALIZED STRUCTURE OF A MULTILEVEL PWM INVERTER
    BHAGWAT, PM
    STEFANOVIC, VR
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1983, 19 (06) : 1057 - 1069
  • [8] Calais M, 2001, IEEE POWER ELECTRON, P1351, DOI 10.1109/PESC.2001.954308
  • [9] Carrara G., 1992, IEEE Transactions on Power Electronics, V7, P497, DOI 10.1109/63.145137
  • [10] Choi N. S., 1991, PESC '91 Record. 22nd Annual IEEE Power Electronics Specialists Conference (Cat. No.91CH3008-0), P96, DOI 10.1109/PESC.1991.162660